{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:22:34Z","timestamp":1730269354915,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/iolts.2018.8474073","type":"proceedings-article","created":{"date-parts":[[2018,10,30]],"date-time":"2018-10-30T09:54:09Z","timestamp":1540893249000},"page":"35-38","source":"Crossref","is-referenced-by-count":0,"title":["To Detect or to Correct?"],"prefix":"10.1109","author":[{"given":"Arkady","family":"Bramnik","sequence":"first","affiliation":[]},{"given":"Yiannakis","family":"Sazeides","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults","author":"wilkening","year":"0","journal-title":"International Symposium on Microarchitecture (MICRO) 2014 293–305"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2004.1276550"},{"key":"ref12","article-title":"New SEC-DED-DAEC codes for multiple bit upsets mitigation in memory","author":"ming","year":"2011","journal-title":"20th International Conference on VLSI (VLSI-SoC)"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006723","article-title":"Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor","author":"weaver","year":"2004","journal-title":"International Symposium on Computer Architecture (ISCA)"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1147\/rd.144.0395","article-title":"A class of optimal minimum odd-weight-column SEC-DED codes","volume":"14 4","author":"hsiao","year":"1970","journal-title":"IBM Journal of Research and Development"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref5","article-title":"Characterization of Multi-bit Soft Error events in advanced SRAMs","author":"maiz","year":"2003","journal-title":"EDM"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"ref7","article-title":"A Diversified Memory Built-In Self-Repair Approach for Nanotechnologies","author":"nicolaidis","year":"2004","journal-title":"Proc IEEE Very Large Scale Integration (VLSI) Test Symp pp 313–318"},{"key":"ref2","article-title":"The impact of new technology on soft error rates","author":"dixit","year":"2011","journal-title":"International Reliability Physics Symposium (IRPS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref9","article-title":"MACAU: A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets","author":"suh","year":"0","journal-title":"International Symposium on High-Performance Computer Architecture (HPCA) 2012 3–14"}],"event":{"name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450543\/8474071\/08474073.pdf?arnumber=8474073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:06:16Z","timestamp":1598234776000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8474073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iolts.2018.8474073","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}