{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T22:31:12Z","timestamp":1767911472816,"version":"3.49.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/iolts.2018.8474077","type":"proceedings-article","created":{"date-parts":[[2018,10,22]],"date-time":"2018-10-22T20:31:36Z","timestamp":1540240296000},"page":"41-42","source":"Crossref","is-referenced-by-count":6,"title":["A Novel Use of Approximate Circuits to Thwart Hardware Trojan Insertion and Provide Obfuscation"],"prefix":"10.1109","author":[{"given":"H.","family":"Martin","sequence":"first","affiliation":[]},{"given":"L.","family":"Entrena","sequence":"additional","affiliation":[]},{"given":"S.","family":"Dupuis","sequence":"additional","affiliation":[]},{"given":"G.","family":"Di Natale","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Duplication-based concurrent detection of hardware trojans in integrated circuits","author":"palanichamy","year":"2016","journal-title":"Trustworthy Manufacturing and Utilization of Secure Devices (TRUDEVICE)"},{"key":"ref3","first-page":"1266","article-title":"Regaining Trust in VLSI Design: Design-for-Trust Techniques","volume":"102","author":"rajendran","year":"2014","journal-title":"In Proceedings of the IEEE Special Issue on Trustworthy Hardware"},{"key":"ref6","first-page":"176","article-title":"Logic masking for set mitigation using approximate logic circuits","author":"sanchez-clemente","year":"2012","journal-title":"Proc IEEE Int On-Line Testing Symp (IOLTS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.06.002"},{"key":"ref8","article-title":"Transient error mitigation by means of approximate logic circuits","author":"sanchez-clemente","year":"2017","journal-title":"Ph D dissertation Departamento de Tecnologia Electronica Universidad Carlos III de Madrid"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"Hope: an efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref2","first-page":"776","article-title":"New Testing Procedure for Finding Insertion Sites of Stealthy Hardware Trojans","author":"dupuis","year":"0","journal-title":"Design Automation & Test in Europe (DATE)"},{"key":"ref9","article-title":"A neutral netlist of 10 combinatorial benchmark circuits and a target translator in FORTRAN","author":"brglez","year":"0","journal-title":"International Symposium on Circuits and Systems ISCAS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"}],"event":{"name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","location":"Platja d'Aro","start":{"date-parts":[[2018,7,2]]},"end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450543\/8474071\/08474077.pdf?arnumber=8474077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:06:24Z","timestamp":1598220384000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8474077\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iolts.2018.8474077","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}