{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:22:41Z","timestamp":1730269361706,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/iolts.2018.8474084","type":"proceedings-article","created":{"date-parts":[[2018,10,22]],"date-time":"2018-10-22T20:31:36Z","timestamp":1540240296000},"page":"171-176","source":"Crossref","is-referenced-by-count":4,"title":["Minimization of Timing Failures in Pipelined Designs via Path Shaping and Operand Truncation"],"prefix":"10.1109","author":[{"given":"Ioannis","family":"Tsiokanos","sequence":"first","affiliation":[]},{"given":"Lev","family":"Mukhanov","sequence":"additional","affiliation":[]},{"given":"Dimitrios S.","family":"Nikolopoulos","sequence":"additional","affiliation":[]},{"given":"Georgios","family":"Karakonstantis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"825","article-title":"Slack redistribution for graceful degradation under voltage overscaling","author":"kahng","year":"2010","journal-title":"ASP-DAC"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1145\/1840845.1840871","article-title":"Herqules: System level cross-layer design exploration for efficient energy-quality trade-offs","author":"karakonstantis","year":"2010","journal-title":"ISLPED"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref13","first-page":"310","article-title":"Varot: Methodology for variation-tolerant dsp hardware design using post-silicon truncation of operand width","author":"kunaparaju","year":"2011","journal-title":"International Conference on VLSI Design"},{"key":"ref14","first-page":"1461","article-title":"Process-variation resilient and voltagescalable dct architecture for robust low-power computing","volume":"18","author":"karakonstantis","year":"2010","journal-title":"IEEE TVLSI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429542"},{"key":"ref16","first-page":"381","article-title":"Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment","author":"constantin","year":"2015","journal-title":"DATE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.72"},{"journal-title":"IEEE 754-2008 IEEE 754-2008 Standard for Floating-Point Arithmetic","year":"0","key":"ref18"},{"key":"ref19","article-title":"A process-variation-tolerant floating-point unit with voltage interpolation and variable latency","author":"liang","year":"2008","journal-title":"ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135590"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref6","first-page":"619","article-title":"irazor: Current-based error detection and correction scheme for pvt variation in 40-nm arm cortex-r4 processor","volume":"53","author":"zhang","year":"2018","journal-title":"IEEE JSSC"},{"key":"ref5","first-page":"652","article-title":"Statistical static timing analysis: how simple can we get?","author":"amin","year":"2005","journal-title":"DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2111230"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523226"},{"key":"ref2","first-page":"8","article-title":"Underdesigned and opportunistic computing in presence of hardware variability","volume":"32","author":"gupta","year":"2013","journal-title":"CAD"},{"key":"ref9","first-page":"1301","article-title":"Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking","author":"ghosh","year":"2010","journal-title":"IEEE TVLSI"},{"key":"ref1","first-page":"194","article-title":"A 45 nm resilient microprocessor core for dynamic variation tolerance","volume":"46","author":"tschanz","year":"2011","journal-title":"IEEE JSSC"},{"key":"ref20","first-page":"1","article-title":"Energy and area analysis of a floating-point unit in 15nm cmos process technology","author":"salehi","year":"2015","journal-title":"Southeastcon"},{"journal-title":"OpenRISC Community","article-title":"OpenRISC 1000 architecture manual","year":"0","key":"ref22"},{"article-title":"Cmos process variations: A critical operation point hypothesis","year":"2008","author":"patel","key":"ref21"},{"key":"ref24","first-page":"87","article-title":"Alea: Fine-grain energy profiling with basic block sampling","author":"mukhanov","year":"2015","journal-title":"PACT"},{"key":"ref23","first-page":"1183","article-title":"Slot: A supervised learning model to predict dynamic timing errors of functional units","author":"jiao","year":"2017","journal-title":"DATE"},{"year":"0","key":"ref25"}],"event":{"name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450543\/8474071\/08474084.pdf?arnumber=8474084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:06:39Z","timestamp":1598220399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8474084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iolts.2018.8474084","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}