{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T04:08:15Z","timestamp":1751083695195,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/iolts.2018.8474151","type":"proceedings-article","created":{"date-parts":[[2018,10,23]],"date-time":"2018-10-23T00:31:36Z","timestamp":1540254696000},"page":"65-68","source":"Crossref","is-referenced-by-count":5,"title":["Modem Gain-Cell Memories in Advanced Technologies"],"prefix":"10.1109","author":[{"given":"E.","family":"Amat","sequence":"first","affiliation":[]},{"given":"R.","family":"Canal","sequence":"additional","affiliation":[]},{"given":"A.","family":"Rubio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2394459"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243816"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356690"},{"key":"ref13","first-page":"366","article-title":"0.5 V asymmetric three-Tr. cell (ATC) DRAM using 90nm generic CMOS logic process","author":"ichihashi","year":"0","journal-title":"Symp VLSI Circuits 2005 Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"},{"key":"ref15","first-page":"1","article-title":"A 5.42nW\/kB retention power logic-compatible embedded DRAM with 2T dual-Vt gain cell for low power sensing applications","author":"lee","year":"2010","journal-title":"2010 IEEE Asian Solid-State Circuits Conference"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271800"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1145\/2627369.2627626","article-title":"eDRAM-based Tiered-Reliability Memory with applications to low-power frame buffers","author":"cho","year":"2014","journal-title":"2014 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1145\/3126908.3126931","article-title":"Exploring and analyzing the real impact of modern on-package memory on HPC scientific kernels","author":"li","year":"2017","journal-title":"Proc of International Conference of High Performance Computing Networking Storage and Analysis (SC)"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1: 1","DOI":"10.1147\/JRD.2011.2127330","article-title":"IBM POWER7 multicore server processor","volume":"55","author":"sinharoy","year":"2011","journal-title":"IBM Journal of Research and Development"},{"key":"ref4","first-page":"211","article-title":"Back-gate controlled READ SRAM with improved stability","author":"kim","year":"2005","journal-title":"Proc IEEE Inter SOI Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649161"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007170"},{"key":"ref5","first-page":"158","article-title":"A 0.48V 0.57nJ\/pixel video-recording SoC in 65nm CMOS","author":"lin","year":"0","journal-title":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"journal-title":"AMD Fusion Architecture and Llano","year":"2008","author":"kanter","key":"ref8"},{"journal-title":"First the tick now the tock Next generation Intel(R) microarchitecture (Nehalem) White Paper","year":"2008","key":"ref7"},{"key":"ref2","first-page":"1","article-title":"Trends and challenges of SRAM reliability in the nano-scale era","author":"khan","year":"2010","journal-title":"5th International Conference on Design & Technology of Integrated System in Nanoscale Era"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150307"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810372"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2375204"},{"key":"ref22","first-page":"283","article-title":"Exploring sub-20nm Fin FET designs with Predictive Technology Models","author":"sinha","year":"0","journal-title":"DAC Design Automation Conference Proceedings 2012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2014.7021423"}],"event":{"name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450543\/8474071\/08474151.pdf?arnumber=8474151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T07:50:10Z","timestamp":1693986610000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8474151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iolts.2018.8474151","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}