{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T02:22:13Z","timestamp":1768530133723,"version":"3.49.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/iolts.2018.8474178","type":"proceedings-article","created":{"date-parts":[[2018,10,23]],"date-time":"2018-10-23T00:31:36Z","timestamp":1540254696000},"page":"123-126","source":"Crossref","is-referenced-by-count":8,"title":["Power\/Area-Optimized Fault Tolerance for Safety Critical Applications"],"prefix":"10.1109","author":[{"given":"Milos","family":"Krstic","sequence":"first","affiliation":[]},{"given":"Aleksandar","family":"Simevski","sequence":"additional","affiliation":[]},{"given":"Markus","family":"Ulbricht","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Weidling","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Reducing the Area Overhead of TMR-Systems by Protecting Specific Signals","author":"augustin","year":"2010","journal-title":"Proc IEEE IOLTS"},{"key":"ref3","article-title":"Implementation of DBFN Processor for Synthetic Aperture Radar Application","author":"schrape","year":"0","journal-title":"Proc IEEE DDECS 2016"},{"key":"ref10","article-title":"Ein Ansatz für fehlertolerante Radarmessungen durch den Austausch von Messwerten für hochautomatisiertes Fahren","author":"ulbricht","year":"2018","journal-title":"Workshop über Testmethoden und Zuverl?ssigkeit für Schaltungen und Systeme [TUZ]"},{"key":"ref6","author":"simevski","year":"2014","journal-title":"Architectural framework for dynamically adaptable multiprocessors regarding aging fault tolerance performance and power consumption"},{"key":"ref11","article-title":"portable and fault-tolerant microprocessor based on the SPARC v8 architecture","author":"gaisler","year":"2002","journal-title":"Proc DSN"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.10.022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783060"},{"key":"ref7","author":"simevski","year":"2014","journal-title":"Increasing multiprocessor lifetime by Youngest-First Round-Robin core gating patterns In Adaptive Hardware and Systems (AHS’14)"},{"key":"ref2","article-title":"Designflow for radhard TMR Flip-Flops","author":"petrovic","year":"0","journal-title":"Proc IEEE DDECS 2015"},{"key":"ref9","article-title":"Investigating core-level Nmodular redundancy in multiprocessors","author":"simevski","year":"2014","journal-title":"Proc of MCSoC2012"},{"key":"ref1","article-title":"Probabilistic Logics","author":"von neumann","year":"1956","journal-title":"Automata Studies"}],"event":{"name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","location":"Platja d'Aro","start":{"date-parts":[[2018,7,2]]},"end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450543\/8474071\/08474178.pdf?arnumber=8474178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T00:36:50Z","timestamp":1598229410000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8474178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iolts.2018.8474178","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}