{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:23:00Z","timestamp":1730269380545,"version":"3.28.0"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/iolts.2018.8474219","type":"proceedings-article","created":{"date-parts":[[2018,10,23]],"date-time":"2018-10-23T00:31:36Z","timestamp":1540254696000},"page":"115-118","source":"Crossref","is-referenced-by-count":3,"title":["Hardware and Software Techniques for Heterogeneous Fault-Tolerance"],"prefix":"10.1109","author":[{"given":"Semeen","family":"Rehman","sequence":"first","affiliation":[]},{"given":"Florian","family":"Kriebel","sequence":"additional","affiliation":[]},{"given":"Bharath Srinivas","family":"Prabakaran","sequence":"additional","affiliation":[]},{"given":"Faiq","family":"Khalid","sequence":"additional","affiliation":[]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"ACSEM: accuracy-configurable fast soft error masking analysis in combinatorial circuits","author":"kriebel","year":"2015","journal-title":"IEEE\/ACM DATE"},{"key":"ref38","article-title":"Leveraging variable function resilience for selective software reliability on unreliable hardware","author":"rehman","year":"2013","journal-title":"IEEE\/ACM DATE"},{"key":"ref33","article-title":"Reliable software for unreliable hardware: embedded code generation aiming at reliability","author":"rehman","year":"2011","journal-title":"IEEE\/ACM CODES+ISSS"},{"key":"ref32","article-title":"ASER: Adaptive soft error resilience for reliabilityheterogeneous processors in the dark silicon era","author":"kriebel","year":"2014","journal-title":"IEEE\/ACM DAC"},{"key":"ref31","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"IEEE ISCA"},{"key":"ref30","article-title":"Reliability-Aware Adaptations for Shared Last-Level Caches in Multi-Cores","volume":"15 4","author":"kriebel","year":"2016","journal-title":"ACM TECS"},{"key":"ref37","article-title":"Raise: Reliability-aware instruction scheduling for unreliable hardware","author":"rehman","year":"2012","journal-title":"IEEE ASP-DAC"},{"key":"ref36","article-title":"Instruction scheduling for reliability-aware compilation","author":"rehman","year":"2012","journal-title":"DAC ACM"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2341894"},{"key":"ref34","article-title":"Exploiting program-level masking and error propagation for constrained reliability optimization","author":"shafique","year":"2013","journal-title":"IEEE\/ACM DAC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref40","article-title":"The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives","author":"shafique","year":"2014","journal-title":"IEEE\/ACM DAC"},{"key":"ref11","article-title":"Multicore soft error rate stabilization using adaptive dual modular redundancy","author":"vadlamani","year":"2010","journal-title":"IEEE\/ACM DATE"},{"key":"ref12","article-title":"The soft error problem: An architectural perspective","author":"mukherjee","year":"2005","journal-title":"IEEE HPCA"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.876508"},{"key":"ref14","article-title":"Configurable isolation: building high availability systems with commodity multi-core processors","volume":"35 2","author":"aggarwal","year":"2007","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008857008151"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref17","article-title":"A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor","author":"mukherjee","year":"2003","journal-title":"IEEE Micro"},{"key":"ref18","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE International Workshop on Workload Characterization"},{"key":"ref19","article-title":"dTune: Leveraging reliable code generation for adaptive dependability tuning under process variation and aging-induced effects","author":"rehman","year":"2014","journal-title":"IEEE\/ACM DAC"},{"key":"ref28","article-title":"Soft error-aware architectural exploration for designing reliability adaptive cache hierarchies in multi-cores","author":"subramaniyan","year":"2017","journal-title":"IEEE\/ACM DATE"},{"key":"ref4","article-title":"Gold: the final science fiction collection","author":"assimov","year":"2003","journal-title":"EOS"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113843"},{"key":"ref3","article-title":"Reliable on-chip systems in the nano-era: Lessons learnt and future trends","author":"henkel","year":"2013","journal-title":"IEEE\/ACM DAC"},{"key":"ref6","article-title":"Detailed design and evaluation of redundant multithreading alternatives","author":"mukherjee","year":"2002","journal-title":"IEEE ISCA"},{"key":"ref29","article-title":"R2Cache: reliability-aware reconfigurable last-level cache architecture for multi-cores","author":"kriebel","year":"2015","journal-title":"IEEE\/ACM CODES+ISSS"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/1735970.1736063","article-title":"Shoestring: probabilistic soft error reliability on the cheap","volume":"38","author":"feng","year":"2010","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref8","article-title":"Compiler-managed software-based redundant multi-threading for transient fault detection","author":"wang","year":"2007","journal-title":"IEEE CGO"},{"key":"ref7","article-title":"Opportunistic application-level fault detection through adaptive redundant multithreading","author":"hukerikar","year":"2014","journal-title":"IEEE HPCS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref9","article-title":"Using process-level redundancy to exploit multiple cores for transient fault tolerance","author":"shye","year":"2007","journal-title":"IEEE DSN"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref20","article-title":"ageOpt-RMT: Compiler-driven variation-aware aging optimization for redundant multithreading","author":"kriebel","year":"2016","journal-title":"IEEE\/ACM DAC"},{"key":"ref22","article-title":"Hayat: Harnessing dark silicon and variability for aging deceleration and balancing","author":"gnad","year":"2015","journal-title":"IEEE\/ACM DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2439640"},{"key":"ref24","article-title":"DRVS: Power-efficient reliability management through dynamic redundancy and voltage scaling under variations","author":"salehi","year":"2015","journal-title":"IEEE ISLPED"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2016.7420396"},{"key":"ref23","article-title":"Reliable code generation and execution on unreliable hardware under joint functional and timing reliability considerations","author":"rehman","year":"2013","journal-title":"IEEE RTAS"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2341894"},{"key":"ref25","article-title":"dsReliM: Power-constrained reliability management in darksilicon many-core chips under process variations","author":"salehi","year":"2015","journal-title":"IEEE\/ACM CODES+ISSS"}],"event":{"name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450543\/8474071\/08474219.pdf?arnumber=8474219","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:46:48Z","timestamp":1598237208000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8474219\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/iolts.2018.8474219","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}