{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T21:30:06Z","timestamp":1725744606213},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/iolts.2018.8474222","type":"proceedings-article","created":{"date-parts":[[2018,10,23]],"date-time":"2018-10-23T00:31:36Z","timestamp":1540254696000},"page":"232-235","source":"Crossref","is-referenced-by-count":6,"title":["Design and Optimization of Reliable Hardware Accelerators: Leveraging the Advantages of High-Level Synthesis"],"prefix":"10.1109","author":[{"given":"Farah Naz","family":"Taher","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mostafa","family":"Kishani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin Carrion","family":"Schafer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1992.641073"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.258"},{"article-title":"Reliability-aware System Synthesis","volume-title":"Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Gla\u00df","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993804"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.99"},{"article-title":"On Learning-based Methods for Designspace Exploration with High-level Synthesis","volume-title":"Design Automation Conference (DAC)","author":"Carloni","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974719"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/9781118009925"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58484-6_252"},{"key":"ref12","article-title":"S2CBench: Synthesizable SystemC Benchmark Suite for High-level Synthesis","author":"Carrion Schafer","year":"2014","journal-title":"IEEE Embedded Systems Letters"},{"journal-title":"Version 5.6.1","article-title":"CyberWorkBench","year":"2017","key":"ref13"},{"journal-title":"Frontline Systems, Inc.","article-title":"Analytic Solver Platform","year":"2017","key":"ref14"}],"event":{"name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450543\/8474071\/08474222.pdf?arnumber=8474222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:16:17Z","timestamp":1706055377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8474222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iolts.2018.8474222","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}