{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:52:30Z","timestamp":1725673950903},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/iolts.2018.8474268","type":"proceedings-article","created":{"date-parts":[[2018,10,23]],"date-time":"2018-10-23T00:31:36Z","timestamp":1540254696000},"page":"43-46","source":"Crossref","is-referenced-by-count":0,"title":["A Sequentially Untestable Fault Identification Method Based on n-Bit State Cube Justification"],"prefix":"10.1109","author":[{"given":"Toshinori","family":"Hosokawa","sequence":"first","affiliation":[]},{"given":"Morito","family":"Niseki","sequence":"additional","affiliation":[]},{"given":"Masayoshi","family":"Yoshimura","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Yamazaki","sequence":"additional","affiliation":[]},{"given":"Masayuki","family":"Arai","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Yotsuyanagi","sequence":"additional","affiliation":[]},{"given":"Masaki","family":"Hashizume","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"702","article-title":"On Systematic Illegal State Identification for Pseudo-Functional Testing","author":"yuan","year":"2009","journal-title":"ACM\/IEEE Design Automation Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.769433"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379017"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.406717"},{"key":"ref14","first-page":"350","article-title":"Testability Analysis for Test Generation in Synchronous Sequential Circuits","author":"wolber","year":"2005","journal-title":"Proc in Int Conf on Computer Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855967"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240605"},{"key":"ref6","first-page":"453","article-title":"Extended Forward Implications and Dual Recurrence Relations to Identify Sequentially Untestable Faults","author":"syal","year":"2005","journal-title":"Proc Int Conf on Computer Design"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1145\/1057661.1057705","article-title":"Untestable Fault Identification through Enhanced Necessary Value Assignments","author":"vimjam","year":"2005","journal-title":"Proc Great Lakes Symposium on VLSI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.502203"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348311"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.14"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1223640"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670866"}],"event":{"name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450543\/8474071\/08474268.pdf?arnumber=8474268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T07:50:07Z","timestamp":1693986607000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8474268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iolts.2018.8474268","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}