{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:59:21Z","timestamp":1767085161728},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/iolts.2018.8474284","type":"proceedings-article","created":{"date-parts":[[2018,10,23]],"date-time":"2018-10-23T00:31:36Z","timestamp":1540254696000},"page":"220-225","source":"Crossref","is-referenced-by-count":2,"title":["Emulation of an ASIC Power, Temperature and Aging Monitor System for FPGA Prototyping"],"prefix":"10.1109","author":[{"given":"Alexandra","family":"Listl","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Mueller-Gritschneder","sequence":"additional","affiliation":[]},{"given":"Fabian","family":"Kluge","sequence":"additional","affiliation":[]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.117"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref12","first-page":"1","article-title":"A simple thermal model for multi-core processors and its application to slack allocation","author":"wang","year":"2010","journal-title":"IEEE International Symposium on Parallel and Distributed Processing (IPDPS)"},{"journal-title":"Silicon Smart","year":"0","key":"ref13"},{"year":"0","key":"ref14"},{"journal-title":"Prime Time PX","year":"0","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.12.002"},{"key":"ref3","article-title":"Emulation of an ASIC power and temperature monitoring system (eTPMon) for FPGA prototyping","author":"glocker","year":"0","journal-title":"Microprocessors and Microsystems"},{"year":"0","key":"ref6","article-title":"HotSpot"},{"key":"ref5","first-page":"19","article-title":"From an analytic NBTI device model to reliability assessment of complex digital circuits","author":"aryan","year":"2014","journal-title":"International On-Line Testing Symposium (IOLTS)"},{"article-title":"A System-Level Framework for Energy and Performance Estimation in System-on-Chip Architectures","year":"2011","author":"penolazzi","key":"ref8"},{"key":"ref7","first-page":"335","article-title":"Full-system chip multiprocessor power evaluations using FPGA-based emulation","author":"bhattacharjee","year":"2008","journal-title":"Low Power Electronics and Design (ISLPED)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2691009"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2439640"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCN.2011.6005802"}],"event":{"name":"2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)","start":{"date-parts":[[2018,7,2]]},"location":"Platja d'Aro","end":{"date-parts":[[2018,7,4]]}},"container-title":["2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8450543\/8474071\/08474284.pdf?arnumber=8474284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T06:18:24Z","timestamp":1598249904000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8474284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iolts.2018.8474284","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}