{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T11:22:02Z","timestamp":1769167322180,"version":"3.49.0"},"reference-count":46,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/iolts.2019.8854386","type":"proceedings-article","created":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T00:27:48Z","timestamp":1570148868000},"page":"129-134","source":"Crossref","is-referenced-by-count":29,"title":["Modern Hardware Margins: CPUs, GPUs, FPGAs Recent System-Level Studies"],"prefix":"10.1109","author":[{"given":"Dimitris","family":"Gizopoulos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Papadimitriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Athanasios","family":"Chatzidimitriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay Janapa","family":"Reddi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behzad","family":"Salami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman S.","family":"Unsal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian Cristal","family":"Kestelman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingwen","family":"Leng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283808"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2917898"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000093"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627605"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.28"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993645"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669136"},{"key":"ref34","article-title":"Active management of timing guardband to save energy in POWER7","author":"lefurgy","year":"2009","journal-title":"International Symposium on Microarchitecture (MICRO)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00014"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2798604"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2018.00013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342175"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00033"},{"key":"ref15","article-title":"Good Times for FPGA Enthusiasts","author":"feldman","year":"2016","journal-title":"Top500"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00064"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00023"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2019.8671543"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00085"},{"key":"ref28","article-title":"Energy Efficiency Benefits of Reducing the Voltage Guardband on the Kepler GPU Architecture","author":"leng","year":"2014","journal-title":"Workshop on Silicon Errors in Logic - System Effects (SELSE)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090651"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.54"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056030"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485948"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124537"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830824"},{"key":"ref9","article-title":"A system-level voltage\/frequency scaling characterization framework for multicore CPUs","author":"papadimitriou","year":"2017","journal-title":"13th IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19740115"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2879333"},{"key":"ref20","author":"salami","year":"2018","journal-title":"Aggressive Undervolting of FPGAs Power and Reliability Trade-offs"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00044"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3229631.3239370"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3203217.3205339"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871562"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00039"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337188"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062268"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00020"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830811"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658654"},{"key":"ref25","article-title":"Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators","author":"zou","year":"2018","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"}],"event":{"name":"2019 IEEE 25th International Symposium on On-Line Testing And Robust System Design (IOLTS)","location":"Rhodes, Greece","start":{"date-parts":[[2019,7,1]]},"end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8846168\/8854369\/08854386.pdf?arnumber=8854386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:50:52Z","timestamp":1658094652000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8854386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/iolts.2019.8854386","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}