{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:23:09Z","timestamp":1730269389332,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/iolts.2019.8854396","type":"proceedings-article","created":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T20:27:48Z","timestamp":1570134468000},"page":"216-219","source":"Crossref","is-referenced-by-count":0,"title":["Recipes to build-up a rad-hard CMOS memory"],"prefix":"10.1109","author":[{"given":"Cristiano","family":"Calligaro","sequence":"first","affiliation":[]},{"given":"Umberto","family":"Gatti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A 4-kbit low-cost antifuse one-time programmable memory macro for embedded applications","volume":"35","author":"xian","year":"2014","journal-title":"Journal of Semiconductors"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860681"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2052286"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463671"},{"journal-title":"Horizon2020 640073 R2RAM Project Final Report","year":"2017","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2009.5994583"},{"key":"ref3","article-title":"Rad-Hard Mixed-Signal IC Design, Theory and Implementation","author":"calligaro","year":"2019","journal-title":"AACD"},{"journal-title":"Short Course IEEE NSS and MIC","year":"0","author":"anelli","key":"ref6"},{"journal-title":"Rad-hard Semiconductor Memories","year":"2019","author":"calligaro","key":"ref5"},{"key":"ref8","article-title":"A 15 Mrad (Si) 512Kbit Rad-Hard SRAM in a standard 0.18um CMOS technology","author":"calligaro","year":"2012","journal-title":"Proc of RADECS 2012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MIEL.2010.5490481"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/9781119971009"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2007.352711"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696165"}],"event":{"name":"2019 IEEE 25th International Symposium on On-Line Testing And Robust System Design (IOLTS)","start":{"date-parts":[[2019,7,1]]},"location":"Rhodes, Greece","end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8846168\/8854369\/08854396.pdf?arnumber=8854396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:50:51Z","timestamp":1658080251000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8854396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iolts.2019.8854396","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}