{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:23:16Z","timestamp":1730269396338,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/iolts.2019.8854442","type":"proceedings-article","created":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T00:27:48Z","timestamp":1570148868000},"page":"299-304","source":"Crossref","is-referenced-by-count":4,"title":["Application Specific True Critical Paths Identification in Sequential Circuits"],"prefix":"10.1109","author":[{"given":"Lembit","family":"Jurimagi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergei","family":"Devadze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adeboye Stephen","family":"Oyeniran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.892858"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469629"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337547"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835137"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1145\/157485.158845","article-title":"viper: an efficient vigorously sensitizable path extractor","author":"chang","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.11.027"},{"key":"ref16","first-page":"2","article-title":"Hierarchical 2-level identification of timing-critical paths in sequential circuits PATMOS","author":"j\u00fcrim\u00e4gi","year":"2018","journal-title":"Platja D’Aro"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.485782"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.2298\/FUEE1103281S"},{"journal-title":"Delay Fault Testing for VLSI Circuits","year":"1998","author":"cheng","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.205001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/800139.804523"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.251156"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/11847083_29"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2018.8349679"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.705250"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.040"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/TCAD.2004.839488","article-title":"Efficient Identification of Testable Path Delay Faults Using Decision Diagrams","volume":"24","author":"padmanaban","year":"2005","journal-title":"IEEE Trans on CAD of IC and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456929"},{"year":"0","key":"ref22"},{"year":"0","key":"ref21"},{"key":"ref24","article-title":"Infrastructure for controlled experiments with SW test and regression test techniques","author":"do","year":"2004","journal-title":"Int Symp on Empirical SW Engn"},{"year":"0","key":"ref23"},{"journal-title":"MATMUL An Interactive Matrix Multiplication Benchmark","year":"0","author":"burkardt","key":"ref25"}],"event":{"name":"2019 IEEE 25th International Symposium on On-Line Testing And Robust System Design (IOLTS)","start":{"date-parts":[[2019,7,1]]},"location":"Rhodes, Greece","end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8846168\/8854369\/08854442.pdf?arnumber=8854442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:50:52Z","timestamp":1658094652000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8854442\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iolts.2019.8854442","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}