{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:23:16Z","timestamp":1730269396929,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/iolts.2019.8854444","type":"proceedings-article","created":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T00:27:48Z","timestamp":1570148868000},"page":"139-142","source":"Crossref","is-referenced-by-count":2,"title":["Studying Aging and Soft Error Mitigation Jointly under Constrained Scenarios in Multi-Cores"],"prefix":"10.1109","author":[{"given":"Florian","family":"Kriebel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Semeen","family":"Rehman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0900"},{"key":"ref31","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-25772-3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317849"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593127"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457242"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113843"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.354"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488755"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545227"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.98"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897980"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749712"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2016.7420396"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488857"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531099"},{"journal-title":"Architecture Design for Soft Errors","year":"2008","author":"mukherjee","key":"ref5"},{"key":"ref8","article-title":"Schedulability Analysis for Processors with Aging-Aware Automatic Frequency Scaling","author":"masrur","year":"2012","journal-title":"IEEE RTCSA"},{"key":"ref7","first-page":"129","article-title":"Facelift: Hiding and slowing down aging in multicores","author":"tiwari","year":"2008","journal-title":"IEEE Micro"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342153"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744849"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039408"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2439640"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228601"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2341894"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00111"},{"key":"ref25","first-page":"3441","article-title":"Task mapping for redundant multithreading in multicores with reliability and performance heterogeneity","volume":"65","author":"chen","year":"2016","journal-title":"IEEE TC"}],"event":{"name":"2019 IEEE 25th International Symposium on On-Line Testing And Robust System Design (IOLTS)","start":{"date-parts":[[2019,7,1]]},"location":"Rhodes, Greece","end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8846168\/8854369\/08854444.pdf?arnumber=8854444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:51:35Z","timestamp":1658094695000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8854444\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iolts.2019.8854444","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}