{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T22:14:37Z","timestamp":1776204877851,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/iolts50870.2020.9159709","type":"proceedings-article","created":{"date-parts":[[2020,8,5]],"date-time":"2020-08-05T21:17:01Z","timestamp":1596662221000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["A CMOS OxRAM-Based Neuron Circuit Hardened with Enclosed Layout Transistors for Aerospace Applications"],"prefix":"10.1109","author":[{"given":"Pablo Ilha","family":"Vaz","sequence":"first","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"Hassen","family":"Aziza","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Total ionizing dose effects on I-V and noise characteristics of MOS transistors in a 0. 18um CMOS Image Sensor process","author":"greig","year":"2013","journal-title":"Radiation and lts Effects on Components and Systems (RADECS) 201314th European Conference on"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.801534"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.852652"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-018-5760-7"},{"key":"ref14","author":"ohring","year":"1998","journal-title":"Reliability and Failure of Electronic Materials and Devices"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2004.07.010"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(00)00010-1"},{"key":"ref17","author":"vaz","year":"2019","journal-title":"Design flow methodology for Radiation Hardening by Design CMOS Enclosed Layout Transistor based standard cell library for aerospace applications"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SBMicro.2015.7298137"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2004.1462447"},{"key":"ref4","author":"mclean","year":"1987","journal-title":"Basic mechanisms of radiation effects in electronic materials and devices Final report September 1986-September 1987"},{"key":"ref3","article-title":"FaultTolerant Neuromorphic Computing Systems","author":"chaudhuri","year":"2019","journal-title":"lnternational Test Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000957"},{"key":"ref5","author":"anelli","year":"2000","journal-title":"Conception et caractérisation de circuits intégrés résistants aux radiations pour les détecteurs de particules du LHC en technologies CMOS submicroniques profondes"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000480"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2162110"},{"key":"ref1","first-page":"1","article-title":"A CapacitorLess CMOS Neuron Circuit for Neuromemristive Networks","author":"aziza","year":"2019","journal-title":"2019 17th lEEE lnternational New Circuits and Systems Conference (NEWCAS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2886793"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456372"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2013.6577779"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720552"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2017.7930176"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4010001"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"key":"ref25","article-title":"Verilog-A model: Resistive-Switching Random Access Memory (RRAM) V2","author":"kang","year":"2015","journal-title":"Stanford Univ"}],"event":{"name":"2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)","location":"Napoli, Italy","start":{"date-parts":[[2020,7,13]]},"end":{"date-parts":[[2020,7,15]]}},"container-title":["2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9151097\/9159702\/09159709.pdf?arnumber=9159709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:56:25Z","timestamp":1656453385000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9159709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iolts50870.2020.9159709","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}