{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:54:33Z","timestamp":1764784473956,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/iolts50870.2020.9159716","type":"proceedings-article","created":{"date-parts":[[2020,8,5]],"date-time":"2020-08-05T21:17:01Z","timestamp":1596662221000},"page":"1-6","source":"Crossref","is-referenced-by-count":17,"title":["PISA: Power-robust Multiprocessor Design for Space Applications"],"prefix":"10.1109","author":[{"given":"Aleksandar","family":"Simevski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Schrape","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Benito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marko","family":"Andjelkovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"143","article-title":"Astrium’s Spacewire-based LEON processors","author":"rastetter","year":"2010","journal-title":"Int SpaceWire Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482463"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2016.7500697"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2528521.1508265"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.100"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2016.57"},{"journal-title":"AMBA Specification","year":"1999","key":"ref16"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1147\/rd.144.0395","article-title":"A class of optimal minimum odd-weight-column SECDED codes","volume":"14","author":"hsiao","year":"1970","journal-title":"IBM Journal of Research and Development"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2019.8862045"},{"key":"ref19","article-title":"Investigating core-level Nmodular redundancy in multiprocessors","author":"simevski","year":"2014","journal-title":"Embedded MulticorelManycore Systems-on-Chip (MCSoC) 8th IEEE Internat Symp on"},{"journal-title":"Architectural framework for dynamically adaptable multiprocessors regarding aging fault tolerance performance and power consumption","year":"2015","author":"simevski","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.65"},{"key":"ref6","article-title":"Next generation multipurpose microprocessor","author":"andersson","year":"2010","journal-title":"Proceedings of Data Systems in Aerospace (DASIA'07)"},{"year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DCABES.2011.35"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2007.5205559"},{"key":"ref2","article-title":"Evaluierung einer strahlungsharten Bibliothek in 0, 13um BiCMOS","author":"krstic","year":"2018","journal-title":"DLR Bauteilekonferenz"},{"journal-title":"Low Power Methodology Manual For System-on-Chip Design","year":"2008","author":"keating","key":"ref1"},{"key":"ref9","article-title":"Single board computer core","author":"lindskog","year":"2014","journal-title":"Workshop on Avionics Data Control and Software Systems (ADCSS) ESA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/BEC.2018.8600987"},{"journal-title":"ECSS-Q-ST-60C Space Product Assurance ASIC and FPGA Development","year":"2013","key":"ref22"},{"key":"ref21","first-page":"1","article-title":"Masterclone placement with individual clock tree implementation- a case on physical chip design","author":"schrape","year":"2018","journal-title":"IEEE Nordic Circuits and Systems Conference (NORCAS) NORCHIP and International Symposium of System-on-Chip (SoC)"},{"journal-title":"ESCC Generic Specification No 9000","year":"0","key":"ref23"}],"event":{"name":"2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2020,7,13]]},"location":"Napoli, Italy","end":{"date-parts":[[2020,7,15]]}},"container-title":["2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9151097\/9159702\/09159716.pdf?arnumber=9159716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:51:38Z","timestamp":1656453098000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9159716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iolts50870.2020.9159716","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}