{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,10]],"date-time":"2024-08-10T08:32:15Z","timestamp":1723278735238},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/iolts50870.2020.9159730","type":"proceedings-article","created":{"date-parts":[[2020,8,5]],"date-time":"2020-08-05T21:17:01Z","timestamp":1596662221000},"source":"Crossref","is-referenced-by-count":3,"title":["A Secure Scan Controller for Protecting Logic Locking"],"prefix":"10.1109","author":[{"given":"Quang-Linh","family":"Nguyen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emanuele","family":"Valea","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marie-Lise","family":"Flottes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sophie","family":"Dupuis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Rouzeyre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942047"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772817"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.36"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906483"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351235"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref14","first-page":"97","article-title":"SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks","author":"azar","year":"2019"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370597-6\/50006-8"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44318-8_7"},{"key":"ref28","year":"2020","journal-title":"Design Compiler"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277240"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref6","article-title":"Keynote: A Disquisition on Logic Locking","author":"chakraborty","year":"2019","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref29","year":"2020","journal-title":"TetraMAX"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05800-4"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3342099"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2264063"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2011.942448"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2940750"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0687"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2899064"},{"key":"ref26","article-title":"Encrypt Flip-Flop: A Novel Logic Encryption Technique For Sequential Circuits","author":"karmakar","year":"2018","journal-title":"arXiv 1801 04961 [cs CR]"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"}],"event":{"name":"2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)","location":"Napoli, Italy","start":{"date-parts":[[2020,7,13]]},"end":{"date-parts":[[2020,7,15]]}},"container-title":["2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9151097\/9159702\/09159730.pdf?arnumber=9159730","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:51:38Z","timestamp":1656453098000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9159730\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/iolts50870.2020.9159730","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}