{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:34:59Z","timestamp":1758123299997},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,28]]},"DOI":"10.1109\/iolts52814.2021.9486711","type":"proceedings-article","created":{"date-parts":[[2021,7,27]],"date-time":"2021-07-27T01:11:20Z","timestamp":1627348280000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["Self-Test Libraries Analysis for Pipelined Processors Transition Fault Coverage Improvement"],"prefix":"10.1109","author":[{"given":"Riccardo","family":"Cantoro","sequence":"first","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"given":"Riccardo","family":"Masante","sequence":"additional","affiliation":[]},{"given":"Sandro","family":"Sartoni","sequence":"additional","affiliation":[]},{"given":"Matteo Sonza","family":"Reorda","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1080","article-title":"Test program synthesis for path delay faults in microprocessor cores","author":"lai","year":"0","journal-title":"IEEE International Test Conference (ITC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2008.9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920306"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107628"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.43"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457210"},{"journal-title":"Microcontroller self-test libraries","year":"0","key":"ref16"},{"journal-title":"Enabling Our Partnership to Bring Safer Solutions to the Market Faster","year":"0","key":"ref17"},{"journal-title":"16-bit CPU Self-Test Library User's Guide","year":"2012","key":"ref18"},{"journal-title":"Guidelines for obtaining IEC 60335 Class B certification for any STM32 application","year":"2016","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.58"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.37"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00105"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886412"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.59"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147014"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2498546"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.298"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.09.002"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875345"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS47505.2019.00013"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2017.8005252"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2016.7483357"},{"journal-title":"Silvaco 45nm open cell library","year":"0","key":"ref26"},{"journal-title":"PULPino microcontroller system","year":"0","key":"ref25"}],"event":{"name":"2021 IEEE 27th International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2021,6,28]]},"location":"Torino, Italy","end":{"date-parts":[[2021,6,30]]}},"container-title":["2021 IEEE 27th International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9486678\/9486679\/09486711.pdf?arnumber=9486711","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:48:25Z","timestamp":1652197705000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9486711\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,28]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iolts52814.2021.9486711","relation":{},"subject":[],"published":{"date-parts":[[2021,6,28]]}}}