{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T06:52:28Z","timestamp":1725605548085},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,12]],"date-time":"2022-09-12T00:00:00Z","timestamp":1662940800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,12]],"date-time":"2022-09-12T00:00:00Z","timestamp":1662940800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,12]]},"DOI":"10.1109\/iolts56730.2022.9897773","type":"proceedings-article","created":{"date-parts":[[2022,9,27]],"date-time":"2022-09-27T15:57:10Z","timestamp":1664294230000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Structural Test Generation for AI Accelerators using Neural Twins"],"prefix":"10.1109","author":[{"given":"Arjun","family":"Chaudhuri","sequence":"first","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanmitra","family":"Banerjee","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation,Santa Clara,CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00015"},{"key":"ref3","article-title":"Chip placement with deep reinforcement learning","author":"mirhoseini","year":"2020","journal-title":"arXiv preprint arXiv 2004 10491"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3107401"},{"key":"ref6","article-title":"Automatic structural test generation for analog circuits using neural twins","author":"talukdar","year":"2022","journal-title":"ITC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325272"},{"key":"ref5","article-title":"Probabilistic fault grading for AI accelerators using neural twins","author":"chaudhuri","year":"2022","journal-title":"ISVLSI"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431595"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID51830.2021.00059"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585361"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS49688.2020.9301581"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585627"}],"event":{"name":"2022 IEEE 28th International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2022,9,12]]},"location":"Torino, Italy","end":{"date-parts":[[2022,9,14]]}},"container-title":["2022 IEEE 28th International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9897157\/9897171\/09897773.pdf?arnumber=9897773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,14]],"date-time":"2022-10-14T16:54:37Z","timestamp":1665766477000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9897773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iolts56730.2022.9897773","relation":{},"subject":[],"published":{"date-parts":[[2022,9,12]]}}}