{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:16:29Z","timestamp":1755800189207,"version":"3.44.0"},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/iolts65288.2025.11116960","type":"proceedings-article","created":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:07:28Z","timestamp":1755626848000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Detecting Hardware Trojans in Microprocessors via Hardware Error Correction Code-based Modules"],"prefix":"10.1109","author":[{"given":"Alessandro","family":"Palumbo","sequence":"first","affiliation":[{"name":"CeruraleSupélec, Inria, CNRS, IRISA,France"}]},{"given":"Ruben","family":"Salvador","sequence":"additional","affiliation":[{"name":"CeruraleSupélec, Inria, CNRS, IRISA,France"}]}],"member":"263","reference":[{"volume-title":"Trends in the global IC design service market","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691207"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8080-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962352"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224862"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2020.0041"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378629"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2287186"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378199"},{"volume-title":"Hardware backdoors in x86 cpus","year":"2018","author":"Domas","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICAM.2017.8242145"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102592"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DFT59622.2023.10313534"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422836"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2017.8285773"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653605"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2164908"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102543"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.5220\/0012324200003648"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317983"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2658544"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569378"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224959"},{"key":"ref25","article-title":"Verifying risc-v physical memory protection","author":"Cheang","year":"2022","journal-title":"arXiv preprint"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC57363.2022.00066"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SPW53761.2021.00036"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS48698.2020.9080961"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DFT52944.2021.9568291"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DFT59622.2023.10313563"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3171810"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref33","article-title":"Pulpino: A small single-core risc-v soc","volume-title":"3rd RISCV Workshop","author":"Traber","year":"2016"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2019.8760205"}],"event":{"name":"2025 IEEE 31st International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2025,7,7]]},"location":"Ischia, Italy","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE 31st International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11115077\/11116814\/11116960.pdf?arnumber=11116960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T06:48:25Z","timestamp":1755672505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11116960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/iolts65288.2025.11116960","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}