{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:11:45Z","timestamp":1755799905412,"version":"3.44.0"},"reference-count":39,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T00:00:00Z","timestamp":1751846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,7]]},"DOI":"10.1109\/iolts65288.2025.11117031","type":"proceedings-article","created":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:07:28Z","timestamp":1755626848000},"page":"01-08","source":"Crossref","is-referenced-by-count":0,"title":["Evaluating ECC for Cache Reliability Under Multi-Bit Upsets: A Design Space Exploration"],"prefix":"10.1109","author":[{"given":"Foteini","family":"Kotsimpou","sequence":"first","affiliation":[{"name":"University of Athens,Greece"}]},{"given":"George","family":"Papadimitriou","sequence":"additional","affiliation":[{"name":"University of Athens,Greece"}]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[{"name":"University of Athens,Greece"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9042036"},{"key":"ref2","first-page":"100349","article-title":"Open-source ip cores for space: A processor-level perspective on soft errors in the risc-v era","volume-title":"Computer Science Review","volume":"39","author":"Di Mascio","year":"2021"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"116","DOI":"10.1145\/1555754.1555771","article-title":"Memory mapped ecc: low-cost error protection for last level caches","volume-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture","volume":"ser. ISCA \u201909","author":"Yoon","year":"2009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.64"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2593069.2593229","article-title":"The eda challenges in the dark silicon era: Temperature, reliability, and variability perspectives","volume-title":"Proceedings of the 51 st Annual Design Automation Conference","volume":"ser. DAC \u201914","author":"Shafique","year":"2014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"issue":"4","key":"ref7","first-page":"395","article-title":"A class of optimal minimum odd-weight-column see-ded codes","volume-title":"IBM J. Res. Dev.","volume":"14","author":"Hsiao","year":"1970"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2004.1276550"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/40.877951"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS50041.2021.9465409"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"volume-title":"Architecture Design for Soft Errors","year":"2011","author":"Mukherjee","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310780"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"516","DOI":"10.1145\/1250662.1250726","article-title":"Dynamic prediction of architectural vulnerability from micro architectural state","volume-title":"Proceedings of the 34th Annual International Symposium on Computer Architecture","volume":"ser. ISCA \u201907","author":"Walcott","year":"2007"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071105"},{"key":"ref18","first-page":"543","article-title":"Gem5-marvel: Microarchitecture-level resilience analysis of heteroge-neous soc architectures","volume-title":"2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"Chatzopoulos"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224870"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3205808"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00075"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ITC51656.2023.00056"},{"issue":"2","key":"ref23","first-page":"1","article-title":"The gem5 simulator","volume-title":"SIGARCH Comput. Archit. News","volume":"39","author":"Binkert","year":"2011"},{"volume-title":"The gem5 simulator: Version 20.0+","year":"2020","author":"Lowe-Power","key":"ref24"},{"volume-title":"gem5 GitHub Repository","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.28"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422845"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3128501"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS50773.2020.9857727"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/ISPASS51385.2021.00040","article-title":"The Impact of SoC Integration and OS Deployment on the Reliability of Arm Processors","volume-title":"2021 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Bodmann","year":"2021"},{"key":"ref32","article-title":"Impact of voltage scaling on soft errors susceptibility of multicore server cpus","volume-title":"MICRO-56: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","volume":"ser. MICRO-56","author":"Agiakatsikas","year":"2023"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380862"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2018.00048"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575314"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744846"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2488642"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.15"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5544276"}],"event":{"name":"2025 IEEE 31st International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2025,7,7]]},"location":"Ischia, Italy","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE 31st International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11115077\/11116814\/11117031.pdf?arnumber=11117031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T06:20:28Z","timestamp":1755670828000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11117031\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,7]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/iolts65288.2025.11117031","relation":{},"subject":[],"published":{"date-parts":[[2025,7,7]]}}}