{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,14]],"date-time":"2026-05-14T00:01:15Z","timestamp":1778716875249,"version":"3.51.4"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1109\/ipdps.2002.1015506","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:52:33Z","timestamp":1056577953000},"page":"7 pp","source":"Crossref","is-referenced-by-count":13,"title":["Memory-intensive benchmarks: IRAM vs. cache-based machines"],"prefix":"10.1109","author":[{"given":"B.R.","family":"Gaeke","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Husbands","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"X.S.","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Oliker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.A.","family":"Yelick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Biswas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Mapping irregular applications to DIVA, a PIM-based data-intensive architecture","author":"hall","year":"1999","journal-title":"Proc SC99"},{"key":"ref11","article-title":"Optimizing sparse matrix-vector multiplication for register reuse","author":"im","year":"2001","journal-title":"Proc Int Conf Comput Sci"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"ref13","article-title":"ITPACKV 2D user's guide","author":"kincaid","year":"1989","journal-title":"Tech Rep CAN-232"},{"key":"ref14","article-title":"A media-enhanced vector architecture for embedded memory systems","author":"kozyrakis","year":"1999","journal-title":"Tech Rep UCB-CSD-99-1059"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1109\/5.964446","article-title":"Hardware\/compiler co-development for an embedded media processor","author":"kozyrakis","year":"2001","journal-title":"Proceedings of the IEEE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/71.879776"},{"key":"ref17","year":"0","journal-title":"How do I vectorize my code? Tech Note 1109"},{"key":"ref18","year":"0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585348"},{"key":"ref4","year":"0","journal-title":"Univ California Berkeley"},{"key":"ref3","article-title":"Sorting networks and their applications","author":"batcher","year":"1968","journal-title":"AFIPS Spring Joint Computer Conf"},{"key":"ref6","author":"cormen","year":"1990","journal-title":"Introduction to Algorithms"},{"key":"ref5","article-title":"Segmented operations for sparse matrix computation on vector multi-processors","author":"blelloch","year":"1993","journal-title":"Tech Rep CMU-CS-93-173"},{"key":"ref8","year":"2000"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/800195.805928"},{"key":"ref2","author":"bailey","year":"1991","journal-title":"The NAS parallel benchmarks Tech Rep RNR-91-002"},{"key":"ref1","article-title":"Present Status of Computer Simulation at IPP","volume":"2","author":"abe","year":"1988","journal-title":"Proceedings of Supercomputing 88"},{"key":"ref9","author":"gaeke","year":"0","journal-title":"GUPS benchmark manual"},{"key":"ref20","year":"0","journal-title":"The SLIIC Project"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277904"},{"key":"ref21","article-title":"A hybrid technology multithreaded (HTMT) computer architecture for petaflops computing","author":"sterling","year":"1997","journal-title":"Jet Propulsion Laboratory"},{"key":"ref23","article-title":"Efficient FFTs on IRAM","author":"thomas","year":"1999","journal-title":"Proc Workshop on Media Processors and DSPs"}],"event":{"name":"Proceedings 16th International Parallel and Distributed Processing Symposium. IPDPS 2002","location":"Ft. Lauderdale, FL","start":{"date-parts":[[2001,4,15]]},"end":{"date-parts":[[2001,4,19]]}},"container-title":["Proceedings 16th International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7926\/21854\/01015506.pdf?arnumber=1015506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,29]],"date-time":"2019-03-29T06:05:29Z","timestamp":1553839529000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1015506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2002.1015506","relation":{},"subject":[],"published":{"date-parts":[[2002]]}}}