{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:19:13Z","timestamp":1730269153714,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1109\/ipdps.2002.1015537","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:52:33Z","timestamp":1056577953000},"page":"10 pp","source":"Crossref","is-referenced-by-count":1,"title":["Peppermint and Sled: tools for evaluating SMP systems based on IA-64 (IPF) processors"],"prefix":"10.1109","author":[{"given":"S.","family":"Basu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Fisher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.E.","family":"Blaho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"128","article-title":"BACH: BYU Address Collection Hardware, The Collection of Complete Traces","author":"flanagan","year":"1992","journal-title":"Proceedings of the 9th International Conference on Modelling Techniques and Tools for Computer Performance Evaluation"},{"key":"ref3","article-title":"The SimpleScalar Tool Set","author":"burger","year":"1997","journal-title":"Technical Report 1342"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"key":"ref6","article-title":"chapter Processor Performance Monitoring","volume":"4","year":"2000","journal-title":"Intel IA-64 Architecture Software Developer s Manual"},{"key":"ref11","article-title":"Softsdv: A presilicon software development environment for the ia-64 architecture","author":"uhlig","year":"0","journal-title":"Intel Technology Journal 4th Quarter 1999"},{"key":"ref5","first-page":"129","article-title":"Techniques for Cache and Memory Simulation using Address Reference Traces","volume":"1","author":"holliday","year":"1991","journal-title":"International Journal in Computer Simulation"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/254180.254184"},{"key":"ref8","article-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator","author":"edler","year":"1999","journal-title":"Technical Report"},{"journal-title":"Itanium Processor Microarchitecture Reference","year":"2000","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2002.1015537"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563597"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/48012.48037"}],"event":{"name":"Proceedings 16th International Parallel and Distributed Processing Symposium. IPDPS 2002","start":{"date-parts":[[2001,4,15]]},"location":"Ft. Lauderdale, FL","end":{"date-parts":[[2001,4,19]]}},"container-title":["Proceedings 16th International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7926\/21854\/01015537.pdf?arnumber=1015537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,29]],"date-time":"2019-03-29T06:05:09Z","timestamp":1553839509000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1015537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2002.1015537","relation":{},"subject":[],"published":{"date-parts":[[2002]]}}}