{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:03:13Z","timestamp":1725458593895},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1109\/ipdps.2002.1016549","type":"proceedings-article","created":{"date-parts":[[2005,8,24]],"date-time":"2005-08-24T23:23:34Z","timestamp":1124925814000},"page":"7 pp","source":"Crossref","is-referenced-by-count":4,"title":["Improving code efficiency for reconfigurable VLIW processors"],"prefix":"10.1109","author":[{"given":"S.","family":"Kohler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Braunes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Sawitzki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.G.","family":"Spallek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-48302-1_56"},{"journal-title":"Stanford Compiler Group The SUIF library version 1 0","year":"1994","key":"ref11"},{"key":"ref12","first-page":"192","article-title":"Configuration caching and swapping","author":"sudhir","year":"2001","journal-title":"Proceedings of FPL2000"},{"journal-title":"Implementation of the FFT on the TMS320C62XX Application Note","article-title":"Texas Instruments Inc","year":"2001","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref3","article-title":"Reconfigurable processors for high-performance, embedded digital signal processing","author":"graham","year":"1999","journal-title":"Proceedings of FPL'99 LNCS 1673"},{"article-title":"Automatic Synthesis of Reconfigurable Instruction Set Accelerators","year":"2001","author":"kastrup","key":"ref6"},{"article-title":"SPYDER - A Reconfigurable Processor Development System","year":"1996","author":"iseli","key":"ref5"},{"key":"ref8","first-page":"11","article-title":"Retargetable code generator for SUI F","author":"markwardt","year":"1996","journal-title":"Proceedings of the 1st SUIF Compiler Work-shop"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/69558.75700"},{"article-title":"Methodologies for the Design of Application-Specific Reconfigurable VLIW Processors","year":"2000","author":"pozzi","key":"ref9"}],"event":{"name":"Proceedings 16th International Parallel and Distributed Processing Symposium. IPDPS 2002","start":{"date-parts":[[2001,4,15]]},"location":"Ft. Lauderdale, FL","end":{"date-parts":[[2001,4,19]]}},"container-title":["Proceedings 16th International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7926\/21854\/01016549.pdf?arnumber=1016549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:51:15Z","timestamp":1490385075000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1016549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2002.1016549","relation":{},"subject":[],"published":{"date-parts":[[2002]]}}}