{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:43:09Z","timestamp":1725514989048},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1109\/ipdps.2002.1016550","type":"proceedings-article","created":{"date-parts":[[2005,8,24]],"date-time":"2005-08-24T23:23:34Z","timestamp":1124925814000},"page":"7 pp","source":"Crossref","is-referenced-by-count":0,"title":["High level synthesis for programmable devices: the HADES project"],"prefix":"10.1109","author":[{"given":"A.","family":"Marongiu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Palazzari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Rosato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707890"},{"key":"ref11","article-title":"Configurable Computing: A Survey of Systems and Software","author":"compton","year":"1999","journal-title":"Northwestern University Dept of ECE Technical Report"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/32.842951"},{"journal-title":"IEEE Std 1076-1993 IEEE","article-title":"IEEE standard VHDL language reference manual","year":"0","key":"ref13"},{"key":"ref14","article-title":"Optimization of Automatically Generated Parallel Programs","author":"marongiu","year":"1999","journal-title":"Proc of the 3rd IMACS International Multiconference on Circuits Systems Communications and Computers (CSCC'99)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.89.22.10915"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582063"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1088\/0305-4470\/27\/23\/010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF01192158"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.558710"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45492-6_33","article-title":"High Level Software Synthesis of Affine Iterative Algorithms onto Parallel Architectures","author":"marongiu","year":"2000","journal-title":"Proc of the 8th Int Conf on High Performance Computing and Networking Europe (HPCN Europe 2000)"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-34984-8_12","article-title":"OPERA: A Toolbox for Loop Parallelization","author":"loechner","year":"1996","journal-title":"2nd Int l Workshop Software Eng for Parallel and Distributed Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S0010-4655(01)00234-X"},{"article-title":"Hardware and Software High Level Synthesis of Affine Iterative Algorithms","year":"2000","author":"marongiu","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707878"}],"event":{"name":"Proceedings 16th International Parallel and Distributed Processing Symposium. IPDPS 2002","start":{"date-parts":[[2001,4,15]]},"location":"Ft. Lauderdale, FL","end":{"date-parts":[[2001,4,19]]}},"container-title":["Proceedings 16th International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7926\/21854\/01016550.pdf?arnumber=1016550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T18:55:11Z","timestamp":1497639311000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1016550\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2002.1016550","relation":{},"subject":[],"published":{"date-parts":[[2002]]}}}