{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T20:41:54Z","timestamp":1747773714526,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2003.1213087","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"10","source":"Crossref","is-referenced-by-count":41,"title":["So many states, so little time: verifying memory coherence in the Cray X1"],"prefix":"10.1109","author":[{"given":"D.","family":"Abts","sequence":"first","affiliation":[]},{"given":"S.","family":"Scott","sequence":"additional","affiliation":[]},{"given":"D.J.","family":"Lilja","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Gensim user manual Technical report Cray Inc","year":"1996","author":"court","key":"ref10"},{"key":"ref11","first-page":"163","article-title":"Verifying large-scale multiprocessors using an abstract verification environment","author":"abts","year":"1999","journal-title":"Proceedings of the 36th Design Automation Conference (DAC-99)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2000.876167"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.347997"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/54.706042"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1990.63654"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/277651.277672"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744379"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604692"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1997.584690"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675013"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1016\/B978-1-55860-315-8.50010-5","author":"lenoski","year":"1995","journal-title":"Scalable Shared-Memory Multiprocessing"},{"key":"ref6","volume":"61","author":"goodman","year":"1989","journal-title":"Consistency and sequential consistency Technical report University of Wisconsin Technical Report"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"ref8","article-title":"Inc SPARC International. The spare architecture manual","volume":"8","year":"1992","journal-title":"Technical Report"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1145\/325096.325102","article-title":"Memory consistency and event ordering in scalable shared-memory multiprocessors","volume":"18","author":"gharachorloo","year":"1990","journal-title":"Proc 17th Annual Int'l Symp on Computer Architecture ACM SIGARCH Computer Architecture News"},{"key":"ref2","first-page":"273","author":"culler","year":"1998","journal-title":"Parallel Computer Architecture A Hardware\/Software Approach"},{"key":"ref1","first-page":"655","author":"hennessy","year":"1996","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref9","first-page":"522","author":"dill","year":"1992","journal-title":"Protocol verification as a hardware design aid In International Conference on Computer Design VLSI in Computers and Processors"},{"key":"ref20","first-page":"666","article-title":"Eiríksson. Integrating formal verification methods with A conventional project design flow","author":"asgeir","year":"1996","journal-title":"Proc 33rd Conf Design Automation (DAC '96)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/285055.285057"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.656100"},{"journal-title":"personal correspondence","year":"2000","author":"martin","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3190-6_4"}],"event":{"name":"International Parallel and Distributed Processing Symposium (IPDPS 2003)","acronym":"IPDPS-03","location":"Nice, France"},"container-title":["Proceedings International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8608\/27277\/01213087.pdf?arnumber=1213087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,24]],"date-time":"2018-04-24T22:32:21Z","timestamp":1524609141000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213087\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2003.1213087","relation":{},"subject":[]}}