{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T19:52:25Z","timestamp":1725652345774},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2003.1213089","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"8","source":"Crossref","is-referenced-by-count":7,"title":["Improving speculative thread-level parallelism through module run-length prediction"],"prefix":"10.1109","author":[{"given":"F.","family":"Warg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Stenstrom","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2000.846040"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807576"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref14","article-title":"Architectural support for thread-level data speculation","author":"steffan","year":"1997","journal-title":"Technical Report CMU-CS-97-188"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650541"},{"key":"ref16","first-page":"35","article-title":"The superthreaded architecture: Thread pipelining with run-time data dependence checking and control speculation","author":"tsai","year":"1996","journal-title":"IEEE Computer Society"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953302"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183537"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808577"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650559"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.795218"},{"key":"ref7","article-title":"The role of return value prediction in exploiting speculative method-level parallelism","author":"hu","year":"2002","journal-title":"Technical Report TR-020822-02"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727190"},{"key":"ref1","first-page":"235","article-title":"AMD Athlon Processor x86 Code Optimization Guide","year":"2002","journal-title":"AMD Inc"},{"key":"ref9","first-page":"119","article-title":"SimICS\/sun4m: A virtual workstation","author":"magnusson","year":"1998","journal-title":"Proceedings of the USENIX 1998 Annual Technical Conference"}],"event":{"name":"International Parallel and Distributed Processing Symposium (IPDPS 2003)","acronym":"IPDPS-03","location":"Nice, France"},"container-title":["Proceedings International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8608\/27277\/01213089.pdf?arnumber=1213089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,28]],"date-time":"2023-04-28T04:56:42Z","timestamp":1682657802000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213089\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2003.1213089","relation":{},"subject":[]}}