{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:31:31Z","timestamp":1729621891409,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2003.1213176","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"8","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting Java-ILP on a simultaneous multi-trace instruction issue (SMTI) processor"],"prefix":"10.1109","author":[{"given":"R.","family":"Achutharaman","sequence":"first","affiliation":[]},{"given":"R.","family":"Govindarajan","sequence":"additional","affiliation":[]},{"given":"G.","family":"Hariprakash","sequence":"additional","affiliation":[]},{"given":"A.R.","family":"Omondi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"The Java Virtual Machine Specification","year":"1999","author":"lindholm","key":"ref10"},{"journal-title":"LINPACK","year":"0","key":"ref11"},{"journal-title":"MAJC architectural tutorial Sun Microsystems","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.592314"},{"journal-title":"Sun Microsystems","year":"1997","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339702"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"journal-title":"The SciMark","year":"0","key":"ref17"},{"key":"ref18","article-title":"BLP: Applying ILP techniques to Bytecode Execution","author":"scott","year":"2000","journal-title":"ICCD Workshop on Hardware Support for Objects and Micro architectures for Java"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1609","DOI":"10.1109\/5.476078","article-title":"The micro architecture of Superscaler Processors","volume":"83","author":"smith","year":"1995","journal-title":"Proceedings of the IEEE"},{"key":"ref4","first-page":"22","article-title":"An Operand Extraction-Based Stack Folding Algorithm","author":"ei-kharashi","year":"2000","journal-title":"2nd annual workshop on Hardware support for Objects and micro architecture for Java"},{"key":"ref3","first-page":"36","volume":"17","author":"cramer","year":"1997","journal-title":"Compiling Java just in time IEEE Micro"},{"journal-title":"Hot Spot JVM","year":"0","key":"ref6"},{"key":"ref5","first-page":"551","article-title":"JMTP: An Architecture for Exploiting Concurrency in Embedded Java Applications with Real-time Considerations","author":"helaihel","year":"1999","journal-title":"The International Conference on Computer-Aided Design"},{"journal-title":"LavaCORE Configurable Java Processor Core","year":"0","key":"ref8"},{"journal-title":"Kaffe Virtual Machine","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19982200"},{"key":"ref1","first-page":"129","article-title":"The Jalapeno dynamic optimizing compiler for Java, In ACM Java Grande Conference","author":"burke","year":"1999"},{"journal-title":"Lightfoot Java Processor Core","year":"0","key":"ref9"},{"journal-title":"SPEC JVM98 benchmarks","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref21","article-title":"Instruction folding in Java Processor","author":"ton","year":"1997","journal-title":"11th International Conference on Parallel and Distributed Systems"},{"key":"ref23","article-title":"LaTTe:A Java VM Just-in-Time compiler with Fast and Efficient Register Allocation","author":"yang","year":"1999","journal-title":"The International Conference on Parallel Architectures and Compilation Techniques"}],"event":{"name":"International Parallel and Distributed Processing Symposium (IPDPS 2003)","acronym":"IPDPS-03","location":"Nice, France"},"container-title":["Proceedings International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8608\/27277\/01213176.pdf?arnumber=1213176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T19:14:08Z","timestamp":1705086848000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213176\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2003.1213176","relation":{},"subject":[]}}