{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T17:06:03Z","timestamp":1742403963611},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2003.1213177","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"9","source":"Crossref","is-referenced-by-count":6,"title":["Using incorrect speculation to prefetch data in a concurrent multithreaded processor"],"prefix":"10.1109","author":[{"family":"Ying Chen","sequence":"first","affiliation":[]},{"given":"R.","family":"Sendag","sequence":"additional","affiliation":[]},{"given":"D.J.","family":"Lija","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1992.236645"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511612398"},{"key":"ref13","article-title":"Performance Study of a Concurrent Multithreaded Processor","author":"tsai","year":"1998","journal-title":"the 4th Inernational Symposium on High Performance Computer Architecture"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"ref15","article-title":"Exploiting the Prefetching Effect Provided by Executing Mispredicted Load Instructions","author":"sendag","year":"2002","journal-title":"ACM Euro-Par Conference"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1994.288304"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1109\/MICRO.1996.566459","article-title":"Wrong-Path Instruction Prefetching","author":"pierce","year":"1996","journal-title":"Proc 29th Annu Int Symp Microarchitecture (MICRO-29)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"ref4","article-title":"The potential for thread-level data speculation in tightly-coupled multiprocessors","author":"steffan","year":"1997","journal-title":"Technical Report CSRI-TR-350"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524580"},{"article-title":"The SImulator for Multithreaded Computer Architecture","year":"2000","author":"huang","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"article-title":"Using Incorrect Speculation to Prefetch Data in a Concurrent Multithreaded Processor","year":"2002","author":"chen","key":"ref8"},{"key":"ref7","article-title":"Evaluating future Microprocessors: The SimpleScalar Tool Set","author":"burger","year":"1996","journal-title":"Technical Report CS-TR-96-1308"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.795219"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.3.320"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"}],"event":{"name":"International Parallel and Distributed Processing Symposium (IPDPS 2003)","acronym":"IPDPS-03","location":"Nice, France"},"container-title":["Proceedings International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8608\/27277\/01213177.pdf?arnumber=1213177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:26:11Z","timestamp":1497587171000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2003.1213177","relation":{},"subject":[]}}