{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:37:04Z","timestamp":1725439024590},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2003.1213317","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"8","source":"Crossref","is-referenced-by-count":0,"title":["Targeting tiled architectures in design exploration"],"prefix":"10.1109","author":[{"given":"L.","family":"Bossuet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Burleson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Gogniat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Anand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Laffely","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-L.","family":"Philippe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Design-Space Exploration of Low Power Coarse Grained reconfigurable Datapath Array architectures","author":"hartenstein","year":"2000","journal-title":"PATMOS 2000 Intl Workshop on Power and Timing Modeling Optimization and Simulation"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707877"},{"journal-title":"An Architecture for scalable On-Chip Communication","year":"2002","author":"liang","key":"ref12"},{"key":"ref13","article-title":"The SPF model","author":"diguet","year":"2000","journal-title":"In Forum on Design Language FDL'00 Tübingen Germany"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253685"},{"key":"ref15","article-title":"A Modeling Method for Reconfigurable Architecture","author":"bossuet","year":"2002","journal-title":"In IEEE International Workshop on System On a Chip IWSOC'02"},{"journal-title":"Reconfigurable Architecture Modeling The THF Model Application to the aSoC Architecture","year":"2002","author":"bossuet","key":"ref16"},{"key":"ref17","article-title":"Fast Compilation for PipeRench Reconfigurable fabrics","author":"budiu","year":"1999","journal-title":"ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"ref19","article-title":"SUIF: An Infrastructure for Research on Paralleling and Optimizing Compilers","author":"wilson","year":"1996","journal-title":"ACM SIGPLAN Notices"},{"key":"ref4","article-title":"Mapping of DSP Algorithms on Field Programmable Function Arrays","author":"heysters","year":"2000","journal-title":"In IEEE Field Programmable Logic FPL'00 Australia"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.987684"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1997.599622"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611858"},{"journal-title":"Coarse-grained Reconfigurable Architectures Design Space Exploration","year":"2001","author":"nageldinger","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2000.888329"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2002.1016554"}],"event":{"name":"International Parallel and Distributed Processing Symposium (IPDPS 2003)","acronym":"IPDPS-03","location":"Nice, France"},"container-title":["Proceedings International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8608\/27277\/01213317.pdf?arnumber=1213317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:42:21Z","timestamp":1489430541000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2003.1213317","relation":{},"subject":[]}}