{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T11:26:00Z","timestamp":1743852360712,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2003.1213326","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"8","source":"Crossref","is-referenced-by-count":29,"title":["Remote and partial reconfiguration of FPGAs: tools and trends"],"prefix":"10.1109","author":[{"given":"D.","family":"Mesquita","sequence":"first","affiliation":[]},{"given":"F.","family":"Moraes","sequence":"additional","affiliation":[]},{"given":"J.","family":"Palma","sequence":"additional","affiliation":[]},{"given":"L.","family":"Moller","sequence":"additional","affiliation":[]},{"given":"N.","family":"Calazans","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.773792"},{"year":"2002","key":"ref11","article-title":"SIDSA. FIPSOC mixed signal system-on-chip"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797266"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315596"},{"key":"ref16","first-page":"92","article-title":"DISC: The dynamic instruction set computer","author":"wirthlin","year":"1995","journal-title":"FPGAs for Fast Board Development and Reconfigurable Computing Proc SPIE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998355"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(95)01076-9"},{"journal-title":"Application Note nb 083","article-title":"Virtex II-Pro Platform FPGA Complete DataSheet","year":"2003","key":"ref27"},{"journal-title":"Application Note nb 151","article-title":"Virtex series configuration architecture user guide","year":"2000","key":"ref3"},{"key":"ref6","first-page":"11","volume":"26","author":"athanas","year":"1993","journal-title":"Processor reconfiguration through instruction-set metamorphosis Computer"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.486081"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.678867"},{"key":"ref7","first-page":"219","article-title":"SPLASH, A Reconfigurable Linear Logic Array","author":"gokhale","year":"0","journal-title":"International Conference on Parallel Processing"},{"journal-title":"Field Programmable System Level Integrated Circuits (FPSLIC","year":"2002","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/54.706042"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref20","first-page":"9","article-title":"Pebble: a language for parameterized and reconfigurable hardware design","author":"luk","year":"1998","journal-title":"Field- Programmable Logic and Applications"},{"journal-title":"The Jbits 2 8 SDK for Virtex","year":"2001","key":"ref22"},{"key":"ref21","first-page":"605","article-title":"Stream Computations Organized for Reconfigurable Execution (SCORE): Introduction and Tutorial","author":"caspi","year":"0","journal-title":"Field- Programmable Logic and Applications"},{"journal-title":"Application Note nb 290","article-title":"Two Flows for Partial Reconfiguration: Core Based or Small Bit Manipulations","year":"2002","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903402"},{"key":"ref26","first-page":"182","article-title":"Using PARBIT to implement Partial Run-time Reconfigurable Systems","author":"horta","year":"2002","journal-title":"Field- Programmable Logic and Applications"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_31"}],"event":{"name":"International Parallel and Distributed Processing Symposium (IPDPS 2003)","acronym":"IPDPS-03","location":"Nice, France"},"container-title":["Proceedings International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8608\/27277\/01213326.pdf?arnumber=1213326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:53:31Z","timestamp":1489416811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2003.1213326","relation":{},"subject":[]}}