{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T12:13:53Z","timestamp":1763640833311},"reference-count":7,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2003.1213329","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"8","source":"Crossref","is-referenced-by-count":66,"title":["Fast online task placement on FPGAs: free space partitioning and 2D-hashing"],"prefix":"10.1109","author":[{"given":"H.","family":"Walder","sequence":"first","affiliation":[]},{"given":"C.","family":"Steiger","sequence":"additional","affiliation":[]},{"given":"M.","family":"Platzner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000485"},{"key":"ref3","first-page":"191","article-title":"Oliver Diessel and Hossam ElGindy. On Scheduling Dynamic FPGA Reconfigurations","year":"1998","journal-title":"Proc 5th Australasian Conference on Parallel and Real-Time Systems (PART)"},{"key":"ref6","first-page":"182","article-title":"Chip-Based Reconfigurable Task Management","author":"brebner","year":"2001","journal-title":"Proc 11th Int'l Workshop on Field Programmable Gate Arrays (FPL)"},{"key":"ref5","first-page":"24","article-title":"Non-preemptive Multitasking on FPGA: Task Placement and Footprint Transform","author":"walder","year":"2002","journal-title":"Proceedings of the 2nd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA)"},{"key":"ref7","article-title":"Configuration Relocation and Defragmentation for Reconfigurable Computing","author":"compton","year":"2001","journal-title":"Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM)"},{"key":"ref2","first-page":"658","article-title":"Module Placement with Temporal Precedence Constraints","author":"fekete","year":"2001","journal-title":"Proc Design Automation and Test in Europe (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.825678"}],"event":{"name":"International Parallel and Distributed Processing Symposium (IPDPS 2003)","acronym":"IPDPS-03","location":"Nice, France"},"container-title":["Proceedings International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8608\/27277\/01213329.pdf?arnumber=1213329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:58:57Z","timestamp":1489431537000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2003.1213329","relation":{},"subject":[]}}