{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:18:43Z","timestamp":1787012323162,"version":"3.56.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2003.1213353","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"8","source":"Crossref","is-referenced-by-count":20,"title":["Some modular adders and multipliers for field programmable gate arrays"],"prefix":"10.1109","author":[{"given":"J.-L.","family":"Beuchat","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.92018"},{"key":"ref3","article-title":"VLSI Architectures for Computations in Finite Rings and Fields","author":"curiger","year":"1993","journal-title":"volume 26 of Series in Microelectronics"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/ARITH.1999.762841","article-title":"Efficient VLSI Implementation of Modulo (2n ± 1) Addition and Multiplication","author":"zimmermann","year":"1999","journal-title":"Proceedings of the 14th IEEE Symposium on Computer Arithmetic"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.833113"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_78"},{"key":"ref8","article-title":"ETH Series in Information Processing","author":"lai","year":"1992","journal-title":"On the Design and Security of Block Ciphers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.980018"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1007\/3-540-46117-5_54","article-title":"Small Multiplier-based Multiplication and Division Operators for Virtex-II Devices","author":"beuchat","year":"2002","journal-title":"Field-Programmable Logic and Applications - Reconfigurable Computing Is Going Mainstream"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.660169"},{"key":"ref1","article-title":"Modular Multiplication for FPGA Implementation of the IDEA Block Cipher","author":"beuchat","year":"2002","journal-title":"Technical Report 2002–32 Laboratoire de I' Informatique du Parallélisme Ecole Normale Supérieure de Lyon 46 Allée d'Italie 69364 Lyon Cedex 07"}],"event":{"name":"International Parallel and Distributed Processing Symposium (IPDPS 2003)","location":"Nice, France","acronym":"IPDPS-03"},"container-title":["Proceedings International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8608\/27277\/01213353.pdf?arnumber=1213353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:26:04Z","timestamp":1497572764000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2003.1213353","relation":{},"subject":[]}}