{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:21:18Z","timestamp":1730269278878,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2003.1213435","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"8","source":"Crossref","is-referenced-by-count":1,"title":["Towards a theory of bisimulation for a fragment of Verilog"],"prefix":"10.1109","author":[{"family":"Li Yongjian","sequence":"first","affiliation":[]},{"family":"He Jifeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-61001-1"},{"journal-title":"A Structural Approach to Operational Semantics Technical Report DAIMI FN -19 Department of Computer Science Aarhus University","year":"0","author":"plotkin","key":"ref11"},{"journal-title":"Program Verification and Hardware Synthesis","year":"0","author":"gordon","key":"ref12"},{"journal-title":"Communication and Concurrecny","year":"1989","author":"miler","key":"ref13"},{"journal-title":"Communicating Sequential Processes","year":"1985","author":"hoare","key":"ref14"},{"key":"ref15","volume":"815","author":"clarke","year":"1994","journal-title":"Automatic verification of finite-state concurrent systems Lecture Notes in Computer Science"},{"key":"ref16","article-title":"Symbolic reachability analysis based on SAT-solvers","author":"abdulla","year":"2000","journal-title":"TACAS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_25"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307520"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.1995.523251"},{"key":"ref6","article-title":"Event and Cycle Semantics of Hardware Description Languages","author":"gordon","year":"1998","journal-title":"Manuscript"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(05)80282-8"},{"key":"ref8","first-page":"412","article-title":"Formalizing Verilog","author":"jifeng","year":"2000","journal-title":"Proc 7th IEEE Int Conf Electron Circuits Syst"},{"journal-title":"Towards an Operational Semantics of Verilog Technical Report 147 UNU\/IIST","year":"1998","author":"schneider","key":"ref7"},{"journal-title":"IEEE Computer Society","first-page":"1364","year":"1995","key":"ref2"},{"journal-title":"IEEE Computer Society","first-page":"1076","year":"1993","key":"ref1"},{"key":"ref9","first-page":"619","article-title":"Formalizing Verilog","author":"yongjian","year":"0","journal-title":"Proceedings of Applied Informatics (Al 2001) lASTED International Conference symposium 3 Softare"}],"event":{"name":"International Parallel and Distributed Processing Symposium (IPDPS 2003)","acronym":"IPDPS-03","location":"Nice, France"},"container-title":["Proceedings International Parallel and Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8608\/27277\/01213435.pdf?arnumber=1213435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T15:12:22Z","timestamp":1489417942000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1213435\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2003.1213435","relation":{},"subject":[]}}