{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:25:51Z","timestamp":1742397951797,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1302911","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"10-17","source":"Crossref","is-referenced-by-count":7,"title":["BLACK-BUS: a new data-transfer technique using local address on networks-on-chips"],"prefix":"10.1109","author":[{"given":"K.","family":"Anjo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Yamada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Koibuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Jouraku","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"18","doi-asserted-by":"crossref","first-page":"595","DOI":"10.1007\/978-3-540-45234-8_58","article-title":"Networks on chip as hardware components of an OS for reconfigurable systems","author":"marescaux","year":"2003","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"16","first-page":"374","article-title":"L-turn routing: An adaptive routing in irregular networks","author":"koibuchi","year":"2001","journal-title":"Proceedings of the International Conference on Parallel Processing"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183554"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"11","first-page":"1","article-title":"The age of adaptive computing is here","author":"master","year":"2002","journal-title":"Proc Field-Program Logic Appl"},{"key":"12","first-page":"111","article-title":"Application-specific networks-on-chips","author":"wolf","year":"2003","journal-title":"Proceedings of SASIMI2003"},{"key":"21","first-page":"882","article-title":"Improving the up*\/down* routing scheme for networks of workstations","author":"sancho","year":"2000","journal-title":"Proceedings of the European Conference on Parallel Computing"},{"journal-title":"Interconnection Networks An Engineering Approach","year":"2002","author":"duato","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2001.952046"},{"key":"23","article-title":"The NAS parallel benchmarks 2.0","volume":"nas 95 20","author":"bailey","year":"1995","journal-title":"NAS Technical Report"},{"key":"24","article-title":"New implementations and results for the NAS parallel benchmarks 2","author":"saphir","year":"1997","journal-title":"8th SIAM Conference on Parallel Processing for Scientific Computing"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(96)00024-5"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2003.1199383"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2003.1253339"},{"journal-title":"The CoreConnect Bus architecture","year":"1999","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/40.612211"},{"key":"10","article-title":"A dynamically reconfigurable processor architecture","author":"motomura","year":"2002","journal-title":"Micro-Processor Forum"},{"journal-title":"Sonics network technical overview","year":"2002","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/40.342015"},{"key":"6","first-page":"147","article-title":"The Cray T3E network: Adaptive routing in a high performance 3D torus","author":"scott","year":"1996","journal-title":"Proc Hot Interconnects"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"journal-title":"Multi-layer AHB Overview","year":"2001","key":"4"},{"volume":"1","journal-title":"Infiniband Architecture Specification Volumen 1 Release 1 0 a","year":"0","key":"9"},{"key":"8","first-page":"157","article-title":"Cavallino: The teraflops router and NIC","author":"carbonaro","year":"1996","journal-title":"Proceedings of Hot Interconnects Symposium IV"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01302911.pdf?arnumber=1302911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:38Z","timestamp":1497585458000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1302911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1302911","relation":{},"subject":[]}}