{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:30:54Z","timestamp":1758893454352},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303005","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"74-83","source":"Crossref","is-referenced-by-count":17,"title":["DCache warn:an I-fetch policy to increase SMT efficiency"],"prefix":"10.1109","author":[{"given":"F.J.","family":"Cazorla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Fernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"14","first-page":"49","article-title":"Increasing superscalar performance through multistreaming","author":"yamamoto","year":"1995","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991129"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183522"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824343"},{"key":"1","article-title":"Exploring the SMT fetch bottleneck","author":"burns","year":"1999","journal-title":"Proc Workshop Multithreaded Execution Architecture and Compilation"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"7","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1145\/377792.377839","article-title":"Improving 3D geometry transformations on a simultaneous multithreaded SIMD processor","author":"limousin","year":"2001","journal-title":"Proc 15th Int'l Conf Supercomputing"},{"key":"6","article-title":"SMT implementation in POWER 5","author":"kalla","year":"2003","journal-title":"Hot Chips"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753311"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10003"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196115"},{"key":"8","first-page":"164","article-title":"Balancing throughput and fairness in SMT processors","author":"luo","year":"2001","journal-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303005.pdf?arnumber=1303005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:57:40Z","timestamp":1497599860000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303005","relation":{},"subject":[]}}