{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:50:13Z","timestamp":1742403013543,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303010","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"76-85","source":"Crossref","is-referenced-by-count":17,"title":["Clustered multithreaded architectures -pursuing both IPC and cycle time"],"prefix":"10.1109","author":[{"given":"J.D.","family":"Collins","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.M.","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2000.846040"},{"key":"14","article-title":"Hyper-threading technology architecture and microarchitecture: A hypertext history","volume":"6","author":"marr","year":"2002","journal-title":"Intel Technology Journal"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1998.669992"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650541"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"22nd Annual International Symposium on Computer Architecture"},{"key":"22","article-title":"Simulation and modeling of a simultaneous multithreaded processor","author":"tullsen","year":"1996","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"23","article-title":"Handling long-latency loads in a simultaneous multithreaded processor","author":"tullsen","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"25","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694778"},{"key":"27","first-page":"49","article-title":"Increasing superscalar performance through multistreaming","author":"yamamoto","year":"1995","journal-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859650"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742784"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753311"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990696"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765950"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824345"},{"key":"4","article-title":"Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors","author":"baniasadi","year":"2000","journal-title":"34th International Symposium on Microarchitecture"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/2.546613"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303010.pdf?arnumber=1303010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:40Z","timestamp":1497585460000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303010\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303010","relation":{},"subject":[]}}