{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:56:13Z","timestamp":1742392573885},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303032","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"90-99","source":"Crossref","is-referenced-by-count":2,"title":["Evaluation of elementary functions using multimedia features"],"prefix":"10.1109","author":[{"given":"G.","family":"Bandera","sequence":"first","affiliation":[]},{"given":"M.","family":"Gonzalez","sequence":"additional","affiliation":[]},{"given":"J.","family":"Villalba","sequence":"additional","affiliation":[]},{"given":"J.","family":"Hormigo","sequence":"additional","affiliation":[]},{"given":"E.L.","family":"Zapata","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2646-6"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/40.526924"},{"journal-title":"MC88110 Second Generation RISC Microprocessor User s Manual","year":"1991","key":"15"},{"journal-title":"AltiVec Technology Programing Enviroments Manual","year":"1998","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/40.526921"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1993.378093"},{"journal-title":"The AMD K6-3D Processor Revolutionary Multimedia Performance","year":"0","author":"kalish","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/40.526925"},{"journal-title":"Intel(R) Itanium(TM) Processor Hardware Developer's Manual","year":"0","key":"3"},{"journal-title":"IA-64 Application Developer's Architecture Guide","year":"0","key":"2"},{"journal-title":"The Future of Visual Computing Using an Alpha Microprocessor New Motion Video Instructions","year":"1997","key":"1"},{"journal-title":"TMS320C64x Technical Overview","year":"2000","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(88)90022-6"},{"key":"6","first-page":"163","article-title":"Implementation of a 32 bit risc processor for the data-intensive architecture (diva) proccessing-in-memory (pim)chip","author":"draper","year":"2002","journal-title":"ASAP'02"},{"journal-title":"Intel Pentium 4 Processor Optimization Reference Manual","year":"2000","key":"5"},{"journal-title":"Data Sheet Santa Clara","article-title":"I860 64-bit microprocessor","year":"1989","key":"4"},{"journal-title":"TMS320C6000 CPU and Instruction Set Reference Guide","year":"1997","key":"9"},{"key":"8","first-page":"441","article-title":"Hp pa 7100lc: A low-cost superscalar pa-risc processor","author":"k","year":"1993","journal-title":"Proc Compcon IEEE CS Press"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303032.pdf?arnumber=1303032","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:48:32Z","timestamp":1489427312000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303032\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303032","relation":{},"subject":[]}}