{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:37:57Z","timestamp":1729622277436,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303112","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"138-145","source":"Crossref","is-referenced-by-count":4,"title":["An integrated FPGA design framework:custom designed FPGA platform and application mapping toolset development"],"prefix":"10.1109","author":[{"given":"V.","family":"Kalenteridis","sequence":"first","affiliation":[]},{"given":"H.","family":"Pournara","sequence":"additional","affiliation":[]},{"given":"K.","family":"Siozios","sequence":"additional","affiliation":[]},{"given":"K.","family":"Tatas","sequence":"additional","affiliation":[]},{"given":"G.","family":"Koytroympezis","sequence":"additional","affiliation":[]},{"given":"I.","family":"Pappas","sequence":"additional","affiliation":[]},{"given":"S.","family":"Nikolaidis","sequence":"additional","affiliation":[]},{"given":"S.","family":"Siskos","sequence":"additional","affiliation":[]},{"given":"D.J.","family":"Soudris","sequence":"additional","affiliation":[]},{"given":"A.","family":"Thanailakis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/LPE.1996.547536"},{"key":"17","first-page":"3","article-title":"The effect of LUT and cluster size on deep submicron FPGA performance and density","author":"ahmed","year":"2000","journal-title":"ACM Int Symp FPGAs"},{"key":"18","article-title":"Benchmarks tests files","author":"mcelvain","year":"0","journal-title":"MCNC International Workshop on Logic Synthesis 1993"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/92.894168"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/ISCAS.1994.409210"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"14","first-page":"312","article-title":"A flexible power model for FPGAs","author":"poon","year":"2002","journal-title":"Field-programmable Logic and Applications (FPL) 2002"},{"year":"0","key":"11"},{"year":"2001","author":"varghese","journal-title":"Low-Energy FPGAs Architecture and Design","key":"12"},{"year":"2000","author":"betz","journal-title":"\"VPR and T-VPack User's Manual\" Ver 4 30","key":"21"},{"key":"20","doi-asserted-by":"crossref","first-page":"913","DOI":"10.1109\/TVLSI.2002.808429","article-title":"A comparative analysis of dual edge triggered flip-flops","volume":"10","author":"lo","year":"2002","journal-title":"IEEE Transactions on VLSI Systems"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/CICC.1999.777267"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/CICC.1997.606687"},{"key":"24","first-page":"59","article-title":"FPGA routing architecture: Segmentation and buffering to optimize speed and density","author":"bete","year":"1999","journal-title":"ACM\/SIGDA international symposium on field programmable gate arrays"},{"year":"0","key":"25"},{"year":"0","key":"26"},{"year":"0","key":"27"},{"year":"0","key":"28"},{"year":"0","key":"29"},{"key":"3","article-title":"A first generation FPGA implementation","author":"tau","year":"1995","journal-title":"Third Canadian Workshop of Field-programmable Devices"},{"year":"0","key":"2"},{"year":"0","key":"10"},{"year":"0","key":"1"},{"year":"1992","author":"sentovich","journal-title":"SIS A system for sequential circuit synthesis","key":"30"},{"key":"7","first-page":"91","article-title":"A 1.2 ?m CMOS FPGA using cascaded logic blocks and segmented routing","author":"chow","year":"1991","journal-title":"FPGA s"},{"key":"6","article-title":"MONTAGE: An FPGA for synchronous and asynchronous circuits","author":"hauck","year":"1992","journal-title":"Proc 2nd Int Workshop Field-Programmable Logic Applicat"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/92.475968"},{"key":"4","first-page":"75","article-title":"TRIPTYCH: A new FPGA architecture","author":"ebeling","year":"1991","journal-title":"FPGA s"},{"key":"9","first-page":"89","article-title":"Embedded reconfigurable logic core for DSP applications","author":"leijten-nowak","year":"2002","journal-title":"Field-programmable Logic and Applications (FPL) 2002"},{"key":"8","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/313817.313920","article-title":"The design of a low energy FPGA","author":"george","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303112.pdf?arnumber=1303112","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:42Z","timestamp":1497585462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303112\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303112","relation":{},"subject":[]}}