{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T11:43:55Z","timestamp":1745408635291},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303115","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"139-145","source":"Crossref","is-referenced-by-count":14,"title":["Integrated modeling and generation of a reconfigurable network-on-chip"],"prefix":"10.1109","author":[{"given":"D.","family":"Ching","sequence":"first","affiliation":[]},{"given":"P.","family":"Schaumont","sequence":"additional","affiliation":[]},{"given":"I.","family":"Verbauwhede","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"SimIT-ARM Homepage","year":"0","author":"qin","key":"13"},{"key":"14","article-title":"A hierarchical modeling framework for on-chip communication architectures","author":"zhu","year":"2002","journal-title":"Proceedings of International Conf on Computer Aided Design"},{"journal-title":"Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs","year":"2002","author":"marescaux","key":"11"},{"journal-title":"PtolemyII Homepage","year":"0","key":"12"},{"key":"3","first-page":"133","article-title":"Let's route packets instead of wires","author":"charles","year":"0","journal-title":"Proc 6th MIT Conf 1990 Advance Research in VLSI"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253808"},{"key":"10","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"7","article-title":"Exploiting the routing flexibility for energy\/performance aware mapping of regular NoC architectures","author":"hu","year":"2003","journal-title":"Proceedings of Design Automation and Test in Europe"},{"journal-title":"GEZEL Homepage","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"4","first-page":"420","article-title":"The J-Machine network","author":"dally","year":"1992","journal-title":"Proc Conf Comput Design"},{"journal-title":"Liberty Simulation Environment Homepage","year":"0","key":"9"},{"key":"8","article-title":"On-chip communication architecture for OC-768 network processors","author":"karim","year":"2001","journal-title":"Proceedings of 38th Design Automation Conference"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303115.pdf?arnumber=1303115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T11:59:24Z","timestamp":1489492764000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303115","relation":{},"subject":[]}}