{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:27:07Z","timestamp":1729618027014,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303118","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"141-148","source":"Crossref","is-referenced-by-count":20,"title":["System-on-programmable-chip approach enabling online fine-grained 1D-placement"],"prefix":"10.1109","author":[{"given":"H.","family":"Kalte","sequence":"first","affiliation":[]},{"given":"M.","family":"Porrmann","sequence":"additional","affiliation":[]},{"given":"U.","family":"Ruckert","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","article-title":"Virtex series configuration architecture user guide","volume":"151","year":"2000","journal-title":"Xilinx Application Notes"},{"key":"16","article-title":"Two flows for partial reconfiguration: Module based or small bit manipulations","volume":"290","year":"2002","journal-title":"Xilinx Application Notes"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45234-8_55","article-title":"A self-reconfiguring platform","author":"blodget","year":"2003","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"14","article-title":"Partially reconfigurable cores for Xilinx Virtex","author":"dyer","year":"2002","journal-title":"Field Programmable Logic Applications (FPL)"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1142\/S0129054101000709"},{"key":"12","article-title":"Lava and JBits: From HDL to bitstream in seconds","author":"singh","year":"2001","journal-title":"Proc IEEE Symp Field-Programmable Custom Computing Machines (FCCM)"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1023\/A:1011188411132"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45234-8_27","article-title":"Run-time exchange of mechatronic controllers using partial hardware reconfiguration","author":"danne","year":"2003","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"1","article-title":"PARBIT: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (FPGAs)","volume":"wucs 1 13","author":"horta","year":"2001","journal-title":"Tech Rep"},{"key":"10","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1007\/3-540-44687-7_19","article-title":"Chip-based reconfigurable task management","author":"brebner","year":"2001","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/EMPDP.2002.994277"},{"year":"1999","journal-title":"AMBA Specification (Rev 2 0)","key":"6"},{"key":"5","article-title":"Implementation of a RISC processor core for SoC designs-FPGA prototype vs. ASIC implementation","author":"langen","year":"2002","journal-title":"IEEE Workshop Heterogeneous Reconfigurable Systems on Chip (SoC)"},{"key":"4","article-title":"A prototyping platform for dynamically reconfigurable system on chip designs","author":"kalte","year":"2002","journal-title":"IEEE Workshop Heterogeneous Reconfigurable Systems on Chip (SoC)"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45234-8_56","article-title":"Heuristics for online scheduling real-time tasks to partially reconfigurable devices","author":"steiger","year":"2003","journal-title":"Proceedings of the 13th International Conference on Field Programmable Logic and Application (FPL'03)"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/DAC.2002.1012647"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303118.pdf?arnumber=1303118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T11:11:49Z","timestamp":1527678709000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303118","relation":{},"subject":[]}}