{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T13:08:42Z","timestamp":1762520922714,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303122","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"143-149","source":"Crossref","is-referenced-by-count":3,"title":["Dynamically reconfigurable neuron architecture for the implementation of self-organizing learning array"],"prefix":"10.1109","author":[{"given":"J.A.","family":"Starzyk","sequence":"first","affiliation":[]},{"family":"Yongtao Guo","sequence":"additional","affiliation":[]},{"family":"Zhineng Zhu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2002.1029888"},{"journal-title":"An Overview of Neural Networks in VLSI","year":"1994","author":"glesner","key":"2"},{"key":"10","article-title":"Dynamically self-reconfigurable machine learning structure for FPGA implementation","author":"starzyk","year":"2003","journal-title":"Proc Int Conf on Engineering of Reconfigurable Systems and Algorithms (ERSA)"},{"key":"1","first-page":"48","article-title":"Parallel environment for implementing neural networks","volume":"1","author":"misra","year":"1997","journal-title":"Neural Computing Survey"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/81.747197"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.811357"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/S0925-2312(01)00593-8"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2003.1217659"},{"key":"9","article-title":"Software simulation of a self-organizing learning array system","author":"starzyk","year":"0","journal-title":"The 6th IASTED Int Conf Artificial Intelligence & Soft Comp (ASC 2002)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206434"},{"journal-title":"8-Bit Microcontroller for Virtex Devices","year":"2000","author":"chapman","key":"11"},{"journal-title":"Ballynuey 2 VIRTEX PCI Card User Guide","year":"1993","key":"12"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303122.pdf?arnumber=1303122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T12:41:25Z","timestamp":1489495285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303122\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303122","relation":{},"subject":[]}}