{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:31:36Z","timestamp":1729618296273,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303125","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"144-149","source":"Crossref","is-referenced-by-count":1,"title":["Adaptive processor: a model of stream processing"],"prefix":"10.1109","author":[{"given":"S.","family":"Takano","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"21","article-title":"International technology roadmap for semi-conductors 2002 update","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"journal-title":"Nikkei Micro Devices","first-page":"91","year":"2003","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991104"},{"key":"12","article-title":"Technology independent area and delay estimations for microprocessor building blocks","volume":"tr 0 5","author":"gupta","year":"2001","journal-title":"Technical Report"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"2","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1117\/12.221328","article-title":"DISC: The dynamic instruction set computer","volume":"2607","author":"wirthin","year":"1995","journal-title":"Proc SPIE"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/356603.356607"},{"key":"10","first-page":"605","article-title":"Stream computations organized for reconfigurable execution (SCORE)","author":"caspi","year":"2000","journal-title":"International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"7","article-title":"Incremental reconfiguration for pipelined applications","author":"schmit","year":"1997","journal-title":"IEEE Symposium on FPGAs for Custom Computing Machines"},{"key":"6","article-title":"Data-stream-based computing: Models and architectural resources","author":"hartenstein","year":"2003","journal-title":"International Conference on Microelectronics Devices and Materials (MIDEM 2003)"},{"key":"5","article-title":"A Media-enhanced vector architecture for embedded memory systems","author":"kozyrakis","year":"1999","journal-title":"Technical Report"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_93"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.775631"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303125.pdf?arnumber=1303125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:42Z","timestamp":1497585462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303125","relation":{},"subject":[]}}