{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:26:40Z","timestamp":1725395200295},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303126","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"145-152","source":"Crossref","is-referenced-by-count":2,"title":["Probabilistic analysis of fault tolerance of FPGA switch block array"],"prefix":"10.1109","author":[{"family":"Jing Huang","sequence":"first","affiliation":[]},{"given":"M.B.","family":"Tahoori","sequence":"additional","affiliation":[]},{"given":"F.","family":"Lombardi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1195410"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741625"},{"key":"13","first-page":"134","article-title":"Automatic configuration generation for FPGA interconnect testing","author":"tahoori","year":"2003","journal-title":"Proc of VLSI Test Symposium"},{"journal-title":"Programmable Data Book","year":"2003","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041812"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188703"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802905"},{"key":"2","first-page":"643","author":"cormen","year":"2001","journal-title":"Introduction to Algorithms"},{"key":"1","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/FPGA.1996.242433","article-title":"universal switch-module design for symmetric-array-based fpgas","author":"chang","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"10","first-page":"795","article-title":"Novel technique for built-in self-test of FPGA interconnects","author":"sun","year":"2000","journal-title":"Proc of IEEE Internation Test Conference"},{"key":"7","article-title":"Column-based pre-compiled configuration techniques for FPGA fault tolerance","author":"huang","year":"2001","journal-title":"Proc of IEEE Symposium on Field-programmable Custom Computing Machines"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(88)90065-8"},{"key":"5","first-page":"368","article-title":"Reconfiguration of one-time programmable FPGAs with faulty logic resources","author":"feng","year":"1999","journal-title":"Proc IEEE Int Symp Defect Fault Toler VLSI Syst"},{"journal-title":"Testing programmable interconnect systems The general case","year":"0","author":"feng","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/54.655182"},{"key":"8","first-page":"225","author":"papadimitriou","year":"1982","journal-title":"Combinatorial Optimization Algorithms and Complexity"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303126.pdf?arnumber=1303126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:42Z","timestamp":1497585462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303126","relation":{},"subject":[]}}