{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T22:29:50Z","timestamp":1769639390680,"version":"3.49.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303132","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"148-155","source":"Crossref","is-referenced-by-count":8,"title":["Mapping of regular nested loop programs to coarse-grained reconfigurable arrays .constraints and methodology"],"prefix":"10.1109","author":[{"given":"F.","family":"Hannig","sequence":"first","affiliation":[]},{"given":"H.","family":"Dutta","sequence":"additional","affiliation":[]},{"given":"J.","family":"Teich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378404"},{"key":"17","year":"0","journal-title":"PARO Design System Project"},{"key":"18","year":"0"},{"key":"15","author":"oldfield","year":"1995","journal-title":"Field Programmable Gate Arrays Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems"},{"key":"16","year":"2003","journal-title":"XPP64-A1 Reconfigurable Processor Datasheet"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337559"},{"key":"14","article-title":"A dynamically reconfigurable processor architecture","author":"motomura","year":"2002","journal-title":"Microprocessor Forum"},{"key":"11","first-page":"11","article-title":"Transforming algorithms for single-stage and VLSI architectures","author":"kuhn","year":"1980","journal-title":"Workshop on Interconnection Networks for Parallel and Distributed Processing"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/780757.780758"},{"key":"21","first-page":"135","article-title":"Exact partitioning of affine dependence algorithms","volume":"2268","author":"teich","year":"2002","journal-title":"Embedded Processor Design Challenges Volume 2268 of Lecture Notes in Computer Science (LNCS)"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"22","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1023\/A:1007935215591","article-title":"Scheduling of partitioned regular algorithms on processor arrays with constrained resources","volume":"17","author":"teich","year":"1997","journal-title":"Journal of VLSI Signal Processing"},{"key":"23","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1007\/BF02120034","article-title":"Resource constrained scheduling of uniform algorithms","volume":"10","author":"thiele","year":"1995","journal-title":"Journal of VLSI Signal Processing"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/950162.950167"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/43.908452"},{"key":"3","article-title":"Reconfigurable architectures for general-purpose computing","volume":"1586","author":"dehon","year":"1996","journal-title":"Technical Report A I TR No 1586"},{"key":"2","first-page":"1","article-title":"Synthesis of FPGA implementations from loop algorithms","author":"bednara","year":"2001","journal-title":"First International Conference on Engineering of Reconfigurable Systems and Algorithm (ERSA'01)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"7","first-page":"51","article-title":"Design space exploration for massively parallel processor arrays","volume":"2127","author":"hannig","year":"2001","journal-title":"Parallel Computing Technologies 6th International Conference PaCT 2001 Proceedings Volume 2127 of Lecture Notes in Computer Science (LNCS)"},{"key":"6","first-page":"74","article-title":"Implementing high speed matrix processing on a reconfigurable parallel dataflow processor","author":"gunnarsson","year":"2002","journal-title":"Second International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'02)"},{"key":"5","article-title":"Automatic parallelization in the polytope model","volume":"8","author":"feautrier","year":"1996","journal-title":"Technical Report"},{"key":"4","year":"0"},{"key":"9","first-page":"107","author":"hannig","year":"2004","journal-title":"Domain-Specific Processors Systems Architectures Modeling and Simulation"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/564870.564895"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303132.pdf?arnumber=1303132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:42Z","timestamp":1497585462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303132\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303132","relation":{},"subject":[]}}