{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:23:11Z","timestamp":1729642991668,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303133","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"148-155","source":"Crossref","is-referenced-by-count":1,"title":["Overlapping memory operations with circuit evaluation in reconfigurable computing"],"prefix":"10.1109","author":[{"given":"Y.","family":"Ben-Asher","sequence":"first","affiliation":[]},{"given":"D.","family":"Citron","sequence":"additional","affiliation":[]},{"given":"G.","family":"Haber","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803667"},{"key":"18","first-page":"95","article-title":"A c compiler for a processor with a reconfigurable functional unit","author":"ye","year":"2000","journal-title":"Tenth ACM International Symposium on FieldProgrammable Gate Arrays"},{"key":"15","first-page":"25","article-title":"Hardware compilation: Translating programs into circuits","volume":"31","author":"palem","year":"0","journal-title":"IEEE Computer"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717456"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"journal-title":"Advanced Compiler Design Implementation","year":"1997","author":"muchnik","key":"14"},{"key":"11","article-title":"Adapting the spec 2000 benchmark suite for simulation-based computer architecture research","volume":"1","author":"kleinosowski","year":"2002","journal-title":"Computer Architecture Letters"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"3","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1007\/BFb0055252","article-title":"Instruction-level parallelism for reconfigurable computing","author":"callahan","year":"1998","journal-title":"Field-Programmable Logic From FPGAs to Computing Paradigm"},{"key":"2","first-page":"134","article-title":"The RAW benchmark suite: Computation structures for general purpose computing","author":"babb","year":"1997","journal-title":"IEEE Symposium on FPGAs for Custom Computing Machines"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.1993.344485"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(88)90037-3"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/197405.197406"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"journal-title":"Cache Performance for SPEC CPU2000 Benchmarks","year":"0","author":"cantin","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707890"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477419"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303133.pdf?arnumber=1303133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:57:42Z","timestamp":1497599862000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303133\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303133","relation":{},"subject":[]}}