{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T13:21:18Z","timestamp":1755696078275},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303134","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"source":"Crossref","is-referenced-by-count":14,"title":["A high-performance and energy-efficient architecture for floating-point based LUdecomposition on FPGAs"],"prefix":"10.1109","author":[{"given":"G.","family":"Govindu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Seonil Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Daga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Gangadharpalli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Sridhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"Domain-specific modeling for rapid system-wide energy estimation of reconfigurable architectures","author":"choi","year":"2002","journal-title":"ERSA"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1994.282718"},{"key":"1","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1988.15453"},{"key":"6","article-title":"LU-Decomposition on a linear systolic array processor","author":"navarro","year":"1989","journal-title":"International Journal of Mini and Microcomputers"},{"key":"5","author":"cormen","year":"2001","journal-title":"Introduction to Algorithms"},{"key":"4","article-title":"Time and energy efficient matrix factorization using FPGAs","author":"choi","year":"2003","journal-title":"13th International Conference on Field Programmable Logic and Applications (FPL 2003)"},{"key":"9","year":"0"},{"key":"8","author":"tuttlebee","year":"2002","journal-title":"Software Defined Radio Enabling Technologies"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303134.pdf?arnumber=1303134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T15:41:11Z","timestamp":1489506071000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303134","relation":{},"subject":[]}}