{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:55:32Z","timestamp":1775746532329,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ipdps.2004.1303135","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"149-156","source":"Crossref","is-referenced-by-count":70,"title":["Analysis of high-performance floating-point arithmetic on FPGAs"],"prefix":"10.1109","author":[{"given":"G.","family":"Govindu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ling Zhuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Seonil Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","year":"0","journal-title":"G4 Executive Summary"},{"key":"2","article-title":"Domain-specific modeling for rapid system-wide energy estimation of reconfigurable architectures","author":"choi","year":"2002","journal-title":"ERSA"},{"key":"10","year":"0"},{"key":"1","article-title":"A library of parameterized floating point modules and their use","author":"belanovic","year":"2002","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"7","year":"0"},{"key":"6","article-title":"Floating point unit generation and evaluation for FPGAs","author":"liang","year":"2003","journal-title":"Proc of IEEE Symposium on Field Programmable Custom Computing Machines (FCCM'03)"},{"key":"5","article-title":"Area and time efficient implementation of matrix multiplication on FPGAs","author":"jang","year":"2002","journal-title":"Proc First IEEE Int'l Conf Field Programmable Technology"},{"key":"4","author":"hennessy","year":"2003","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477421"},{"key":"8","year":"0"}],"event":{"name":"18th International Parallel and Distributed Processing Symposium, 2004.","location":"Santa Fe, NM, USA"},"container-title":["18th International Parallel and Distributed Processing Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9132\/28950\/01303135.pdf?arnumber=1303135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T15:41:12Z","timestamp":1489506072000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1303135\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2004.1303135","relation":{},"subject":[]}}