{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:07Z","timestamp":1772725627857,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639260","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T19:59:56Z","timestamp":1152561596000},"page":"10 pp.","source":"Crossref","is-referenced-by-count":6,"title":["Quantifying and reducing the effects of wrong-path memory references in cache-coherent multiprocessor systems"],"prefix":"10.1109","author":[{"given":"R.","family":"Sendag","sequence":"first","affiliation":[]},{"given":"A.","family":"Yilmazer","sequence":"additional","affiliation":[]},{"given":"J.J.","family":"Yi","sequence":"additional","affiliation":[]},{"given":"A.K.","family":"Uht","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","year":"0"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"17","article-title":"Wrong-path instruction prefetching","author":"pierce","year":"1996","journal-title":"International Symposium on Microarchitecture"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744346"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1993.1263470"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"34","article-title":"Levo - A Scalable Processor with High IPC","volume":"5","author":"uht","year":"2003","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1994.288304"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2004.11"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054951"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/511348.511349"},{"key":"12","article-title":"An approach for quantifying the impact of not simulating mispredicted paths","author":"moudgill","year":"1998","journal-title":"Performance Analysis and Its Impact in Design"},{"key":"21","doi-asserted-by":"crossref","DOI":"10.1109\/IPDPS.2003.1213177","article-title":"Using Incorrect Speculation to Prefetch Data in a Concurrent Multithreaded Processor","author":"chen","year":"2003","journal-title":"Proc Int Parallel Distributed Processing Symp"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.36"},{"key":"22","article-title":"The Effect of Executing Mispredicted Load Instructions on Speculative Multithreaded Architecture","author":"sendag","year":"2002","journal-title":"Proc Workshop Multi-Threaded Execution Architecture and Compilation (MTEAC)"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903254"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"25","article-title":"Power Efficient Cache Coherence","author":"saldanha","year":"2001","journal-title":"Workshop on Memory Performance Issues"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566471"},{"key":"27","article-title":"Evaluation of Snoop-Energy Reduction Techniques for Chip-Multiprocessors","author":"ekman","year":"2002","journal-title":"Workshop on Duplicating Deconstructing and Debunking"},{"key":"28","author":"tendler","year":"0","journal-title":"POWER4 System Microarchitecture"},{"key":"29","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/373574.373576","article-title":"The memory gap and the future of high performance memories","volume":"29","author":"wilkes","year":"2001","journal-title":"Computer Architecture News"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1145\/384286.264209","article-title":"Predicting indirect jumps using a target cache","author":"chang","year":"1997","journal-title":"International Symposium on Computer Architecture"},{"key":"2","article-title":"Accurately modeling speculative instruction fetching in trace-driven simulation. IEEE Performance","author":"bhargava","year":"1999","journal-title":"Conf Computer Commun"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset","volume":"33","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"1","article-title":"Performance analysis of wrongpath data cache accesses","author":"bahar","year":"1998","journal-title":"Workshop on Performance Analysis and its Impact on Design"},{"key":"30","doi-asserted-by":"crossref","DOI":"10.1145\/146628.139709","article-title":"Alternative implementations of twolevel adaptive branch prediction","author":"yeh","year":"1992","journal-title":"International Symposium on Computer Architecture"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006211"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524580"},{"key":"5","year":"0"},{"key":"31","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006708","article-title":"Microarchitecture optimizations for exploiting memory-level parallelism","author":"chou","year":"2004","journal-title":"International Symposium on Computer Architecture"},{"key":"9","author":"culler","year":"1999","journal-title":"Parallel Computer Architecture"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","location":"Rhodes Island, Greece","start":{"date-parts":[[2006,4,25]]},"end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639260.pdf?arnumber=1639260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,8]],"date-time":"2023-05-08T00:55:01Z","timestamp":1683507301000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639260","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}