{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:04:56Z","timestamp":1725653096131},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639273","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T15:59:56Z","timestamp":1152547196000},"page":"10 pp.","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting locality: a flexible DSM approach"],"prefix":"10.1109","author":[{"given":"H.","family":"Zeffer","sequence":"first","affiliation":[]},{"given":"Z.","family":"Radovic","sequence":"additional","affiliation":[]},{"given":"E.","family":"Hagersten","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753300"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266675"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161544"},{"journal-title":"The Sparc Architecture Manual Version 9","year":"2000","key":"36"},{"journal-title":"InfiniBand Architecture Specification","year":"2004","key":"18"},{"key":"33","first-page":"41","article-title":"Gigaplane: A High Performance Bus for Large SMPs","author":"singhal","year":"1996","journal-title":"Proc IEEE Hot Interconnects"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744361"},{"key":"34","article-title":"Ultra-High Performance Communication with MPI and the Sun Fire Link Interconnect","author":"sistare","year":"2002","journal-title":"In SCA'02"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2003","author":"hennessy","key":"16"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27866-5_72"},{"article-title":"Cache Consistency and Sequential Consistency","year":"1989","author":"goodman","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/223982.225958"},{"key":"37","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1994.344301"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1145\/350853.350871"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134503"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288140"},{"key":"20","article-title":"Best Servers of 2004: Where Multicore Is the Norm","author":"krewell","year":"2005","journal-title":"Microprocessor Report"},{"key":"42","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1145\/263764.263788","article-title":"Relaxed Consistency and Coherence Granularity in DSM Systems: A Performance Evaluation","author":"zhou","year":"1997","journal-title":"PPOPP '97"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1145\/238721.238763"},{"article-title":"Flexibility Implies Performance","year":"2005","author":"zeffer","key":"40"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207163"},{"journal-title":"Shared Virtual Memory on Loosely Coupled Multiprocessors","year":"1986","author":"li","key":"24"},{"key":"25","first-page":"279","article-title":"Imbench: Portable Tools for Performance Analysis","author":"mcvoy","year":"1996","journal-title":"USENIX Technical Conference '96"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582090"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237179"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650552"},{"journal-title":"Access Ordering and Coherence in Shared Memory Multiprocessors","year":"1989","author":"scheurich","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/121132.121159"},{"article-title":"Introduction to UPC and Language Specification","year":"1999","author":"carlson","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237187"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765958"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195575"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"6","first-page":"101","article-title":"StarT-NG; Delivering Seamless Parallel Computing","author":"chiou","year":"1995","journal-title":"Euro-Par '95"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727144"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006712"},{"year":"0","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288139"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744377"},{"key":"8","first-page":"434","article-title":"Memory Access Buffering in Multiprocessors","author":"dubois","year":"1986","journal-title":"ISCA '86"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639273.pdf?arnumber=1639273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,7]],"date-time":"2023-05-07T20:55:03Z","timestamp":1683492903000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639273","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}