{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:57:50Z","timestamp":1729673870143,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/ipdps.2006.1639326","type":"proceedings-article","created":{"date-parts":[[2006,7,10]],"date-time":"2006-07-10T19:59:56Z","timestamp":1152561596000},"page":"10 pp.","source":"Crossref","is-referenced-by-count":1,"title":["Coterminous locality and coterminous group data prefetching on chip-multiprocessors"],"prefix":"10.1109","author":[{"family":"Xudong Shi","sequence":"first","affiliation":[]},{"family":"Zhen Yang","sequence":"additional","affiliation":[]},{"family":"Jih-Kwon Peir","sequence":"additional","affiliation":[]},{"family":"Lu Peng","sequence":"additional","affiliation":[]},{"family":"Yen-Kuang Chen","sequence":"additional","affiliation":[]},{"given":"V.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"B.","family":"Liang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Montecito - The Next Product in the Itanium Processor Family","volume":"16","author":"mcnairy","year":"2004","journal-title":"Hot Chips"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"18","article-title":"SPARC64 VI: Fujitsu's Next Generation Processor","author":"maruyama","year":"2003","journal-title":"Microprocessor Forum 2003"},{"key":"15","first-page":"1","article-title":"Effective Stream-Based and Execution-Based Data Prefetching","author":"lacobovici","year":"2004","journal-title":"Proc Of the 18th ICS"},{"key":"16","doi-asserted-by":"crossref","first-page":"144","DOI":"10.1145\/384285.379259","article-title":"Dead-block Prediction & Dead-block Correlating Prefetchers","author":"lai","year":"2001","journal-title":"Proc 15th Int l Symp Computer Architecture"},{"key":"13","article-title":"UltraSPARC Gemini; Dual CPU Processor","volume":"15","author":"kapil","year":"2003","journal-title":"Hop Chips"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.12"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604695"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"article-title":"Memory Behavior of the SPEC-2000 Benchmark Suit","year":"2000","author":"sair","key":"22"},{"key":"23","first-page":"117","article-title":"Recency-based TLB preloading","author":"saulsbury","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.32"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003576"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.10"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.13"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.24"},{"key":"2","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183549"},{"journal-title":"Advanced Micro Devices AMD Demonstrates Dual Core Leadership","year":"2004","key":"1"},{"key":"30","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1145\/871656.859663","article-title":"Guided region prefetching: A cooperative hard-ware\/software approach","author":"wang","year":"2003","journal-title":"Proc Int l Symp Computer Architecture"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143486"},{"article-title":"Generalized correlation based hardware prefetching","year":"1995","author":"charney","key":"6"},{"key":"32","first-page":"213","article-title":"A Performance Comparison of DRAM Memory System Optimizations for SMT Processors","author":"zhu","year":"2005","journal-title":"Proc of 11th Int'l Symp on HPCA"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289253"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/512553.512554"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953296"}],"event":{"name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","start":{"date-parts":[[2006,4,25]]},"location":"Rhodes Island, Greece","end":{"date-parts":[[2006,4,29]]}},"container-title":["Proceedings 20th IEEE International Parallel & Distributed Processing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10917\/34366\/01639326.pdf?arnumber=1639326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T23:22:11Z","timestamp":1555716131000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1639326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/ipdps.2006.1639326","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}